US20050002443A1 - Method and apparatus for generating complex four-phase sequences for a CDMA communication system - Google Patents
Method and apparatus for generating complex four-phase sequences for a CDMA communication system Download PDFInfo
- Publication number
- US20050002443A1 US20050002443A1 US10/777,369 US77736904A US2005002443A1 US 20050002443 A1 US20050002443 A1 US 20050002443A1 US 77736904 A US77736904 A US 77736904A US 2005002443 A1 US2005002443 A1 US 2005002443A1
- Authority
- US
- United States
- Prior art keywords
- value
- equal
- bit
- bits
- pseudo
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B7/00—Radio transmission systems, i.e. using radiation field
- H04B7/24—Radio transmission systems, i.e. using radiation field for communication between two or more posts
- H04B7/26—Radio transmission systems, i.e. using radiation field for communication between two or more posts at least one of which is mobile
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J13/00—Code division multiplex systems
- H04J13/10—Code generation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J13/00—Code division multiplex systems
- H04J13/0007—Code type
- H04J13/0022—PN, e.g. Kronecker
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J13/00—Code division multiplex systems
- H04J13/10—Code generation
- H04J13/102—Combining codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J13/00—Code division multiplex systems
- H04J13/0007—Code type
- H04J2013/0037—Multilevel codes
Definitions
- the present invention generally relates to an improved sequence design for code-division multiple access (CDMA) communications. More particularly, the invention is directed to generating complex four-phase pseudo-random code sequences which may be directly mapped to a quadrature phase shift keying (QPSK) signal constellation.
- CDMA code-division multiple access
- QPSK quadrature phase shift keying
- Code-division multiple access is a type of spread spectrum communication system wherein each subscriber unit is distinguished from all other subscriber units by the possession of a unique code. In order to communicate with a particular subscriber unit, a transmitting unit imprints the unique code upon a transmission and the receiving unit uses the code to decode the transmission.
- CDMA communication systems transmit voice and data information using signals that appear noiselike and random. Since the random sequences are generated by standard deterministic logic elements, the generation of the bit sequences are predictable and repeatable. It is the use of these repeatable binary random sequences that permits easy modulation of any information-bearing digital signal for data communications. These predictable random sequences are called pseudo-random sequences.
- Each subscriber unit in a CDMA communication system receives a plurality of pseudo-random sequences from base stations which are within the communicating range of the subscriber unit. As indicated above, the receiving unit uses a particular pseudo-random code to attempt to decode one of the received pseudo-random sequences.
- the particular code can only be used to decode one pseudo-random sequence, the other received pseudo-random sequences contribute to noise.
- the amount of noise output by the receiving unit decreases. This decrease can be explained as follows: There is a high correlation between the one pseudo-random sequence including the data to be transmitted to the subscriber unit and the pseudo-random sequence generated by the receiver. As the correlation between the one pseudo-random sequence and the other pseudo-random sequences decreases (i.e. cross correlation), it becomes easier for the subscriber unit to recognize its particular pseudo-random sequence and filter out all of the other pseudo-random sequences. Thus, noise is reduced and signal clarity enhanced.
- a transmission apparatus for generating a complex four-phase pseudo-random sequence having I and Q portions includes a shift register and an accumulator.
- the shift register has a plurality of positions.
- the accumulator has a first input for receiving an output from the shift register and a second input for receiving a predetermined value.
- the accumulator combines the data received via the first and second inputs and outputs the combined data to the shift register. Bits from a first predetermined position within the shift register are used to generate the I portion of the sequence and bits from a second predetermined position within the shift register are used to generate the Q portion of the sequence.
- a pseudo-random code generator produces complex four-phase CDMA codes utilizing an accumulator and a plurality of flip flops.
- the accumulator receives a quotient of a parameter M divided by a parameter N and receives feedback from the plurality of flip flops.
- the parameter M and N are integers, wherein M is relatively prime to N.
- the accumulator combines the quotient with the data received from the flip flops and transmits the combined data to the flip flops. Two bits are extracted and used to produce I and Q codes.
- a pseudo-random code generator produces complex four-phase CDMA codes by providing a circuit for outputting an arithmetic progression of values and an incremental value of the arithmetic progression of values.
- the pseudo-random code generator also contains a first mixer for receiving the arithmetic progression of values and the incremental values.
- a second mixer receives the output of the first mixer and combines this output with the quotient of a parameter 2 M divided by parameter N, wherein M and N are integers and M is relatively prime to N. Two bits are extracted from the second mixer and are converted into I and Q codes.
- FIG. 1 is a block diagram of a spread spectrum transmitter of the present invention.
- FIG. 2 is a block diagram of a spread spectrum receiver of the present invention.
- FIG. 3 is a timing diagram of a conventional pseudo-random code sequence.
- FIG. 4 is a first embodiment of a spread spectrum code generator for generating four-phase sequences according to the present invention.
- FIG. 5 is a diagram showing the conversion to I and Q in the first embodiment of the spread spectrum code generator.
- FIG. 6 is a diagram showing the method steps for generating four-phase sequences according to the first embodiment of the present invention.
- FIG. 7 is a second embodiment of a spread spectrum code generator for generating four-phase sequences according to the present invention.
- FIG. 8 is a diagram showing the conversion to I and Q in the second embodiment of the spread spectrum code generator.
- FIG. 9 is a diagram showing the method steps for generating four-phase sequences according to the second embodiment of the present invention.
- FIG. 10 is a graph of an example of an autocorrelation function for the first suboptimum implementation.
- FIG. 11 is an example of a cross correlation function for the first suboptimum implementation.
- a spread spectrum transmitter 10 includes an analog-to-digital (A/D) converter 12 for receiving a voice signal.
- a switch 14 receives both the digital voice signal from the A/D converter 12 and a digital data signal from a terminal (not shown).
- the switch 14 connects the spread spectrum transmitter 10 with an input for either digital voice signal or digital data.
- the digital voice signal and digital data are hereafter collectively referred to as digital data.
- the switch 14 directs the digital data to a spreader 20 , which may comprise a mixer.
- a pseudo-random sequence generated by code generator 30 is applied to the spreader 20 .
- the code generator 30 and the spreader 20 are shown as being contained within spread spectrum encoder 40 .
- the spreader 20 performs a frequency spectrum spreading function by multiplying the digital data by the pseudo-random sequence in the time domain, which is equivalent to convolving the bimodal spectrum of the digital data with the approximately rectangular spectrum of the pseudo-random sequence in the frequency domain.
- the output of the spreader 20 is applied to a low-pass filter 50 , whose cutoff frequency is equal to the system chip rate, F cr .
- the output of the low-pass filter 50 is then applied to one terminal of a mixer 60 and upconverted, as determined by the carrier frequency F c which is applied to its other terminal.
- the upconverted signal is then passed through a band-pass filter 70 , which may be a helical resonator.
- the filter 70 has a bandwidth equal to twice the chip rate and a center frequency equal to the center frequency of the bandwidth of the spread spectrum system.
- the output of the filter 70 is applied to the input of an RF amplifier 80 , whose output drives an antenna 90 .
- a spread spectrum receiver 100 is shown in FIG. 2 .
- An antenna 110 receives the transmitted spread spectrum signal, which is filtered by a bandpass filter 120 .
- the filter has a bandwidth equal to twice the chip rate F cr , and a center frequency equal to the center frequency of the bandwidth of the spread spectrum system.
- the output of the filter 120 is subsequently downconverted by a mixer 130 , possibly in two stages, to a baseband signal using a local oscillator having a constant frequency which is approximately the same as the carrier frequency F c of the transmitter 10 .
- the output of the mixer 130 is then despread by applying it to a first terminal of the despreader 140 while applying the same pseudo-random sequence as delivered to the spreader 20 to a second terminal of the despreader 140 .
- the pseudo-random sequence is generated by a code generator 30 .
- the despreader 140 and the code generator 30 are contained within a spread spectrum decoder 160 as shown in FIG. 2 .
- the output of the despreader 140 is applied to a low pass filter 180 , which has a cutoff frequency at the data rate of the data input to the spread spectrum transmitter 10 .
- the output of the low-pass filter 180 is a replica of the data input to FIG. 1 .
- the pseudo-random sequence used in the receiver 100 of a spread spectrum communication system must be synchronized with the pseudo-random sequence used in the transmitter 10 .
- Methods for achieving this synchronization are also well known.
- a conventional spreading sequence is a pseudo-random digital sequence as shown in FIG. 3 .
- the sequence is used to spread the signal being transmitted and to despread the signal being received.
- Two different binary codes using two different L FSR circuits provide I and Q channels for transmission of data. However, if there is high cross-correlation between the I and Q channels at the receiver side, a great deal of noise will be output by the receiver.
- the code generator 30 of the present invention generates pseudo-random code sequences with greatly enhanced cross-correlation properties compared with the prior art pseudo-random sequences such as the one shown in FIG. 3 .
- a prior art pseudo-random sequence essentially comprises a signal having different frequency components. This signal is a combination of sinusoidal waveforms having different frequencies; both high frequency sinusoidal waveforms and low frequency sinusoidal waveforms. Thus, the signal has a frequency spectrum which can be divided into frequency regions. Those sinusoids having stronger frequencies (higher amplitudes) will be more dominant in the signal than those sinusoids having weaker frequencies (lower amplitudes).
- the strength or amplitude in each frequency region should be the same.
- Highly random codes have the property that they contain components in all frequency regions, resulting in a flat spectrum.
- the code generator 30 generates a pseudo-random sequence wherein the amplitude of the sinusoids in all frequency regions is approximately the same (flat) as will be explained in detail below.
- the instantaneous frequency of the sequence should ideally spend equal time in each of the X frequency regions. Therefore, each frequency region or bin will have the same strength. For example, let s(t) denote the spreading sequence which is periodic.
- the magnitude spectrum of s(t) is
- and power spectrum is
- the ideal power spectrum is flat, where the average power is distributed over all frequency bins equally. This results in a narrow autocorrelation. All of the
- phase of the complex spreading sequence should be limited to ⁇ 0, ⁇ /2, ⁇ , 3 ⁇ /2 ⁇ . This limitation leads to sudden phase changes and prevents the power spectrum from becoming completely flat. However, a sequence with relatively flat power spectral density can be obtained.
- ⁇ 0 is arbitrarily chosen as one of (0, ⁇ /2, ⁇ , 3 ⁇ /2)
- ⁇ 1 , ⁇ 2 , . . . , ⁇ N can be generated sequentially. This solution results in flat spectra, which is the optimum solution.
- ⁇ 0 (0, ⁇ /2, ⁇ , ⁇ /2) makes no difference because a constant phase offset over the sequence does not change its spectral properties.
- the second suboptimum implementation with four phases (0, ⁇ /2,
- Equation 6 Examining Equation 6 one sees that each phase term can be obtained by adding a variable term (2 ⁇ /N)(Mk) to the previous phase. Furthermore, since 2 ⁇ k is equal to zero modulo 2 ⁇ , the term one needs to add each phase to find the next phase reduces to (M/N), which is not an integer. Therefore, a possible implementation can be a recursive adder (accumulator) which adds the term (M/N) to the phase in each iteration.
- accumulator recursive adder
- FIG. 4 shows a first embodiment of the code generator 30 for generating four-phase pseudo-random code sequences which greatly improve autocorrelation properties and cross correlation properties.
- the first embodiment is an example of the first suboptimum implementation of Equation 7.
- four-phase sequences of any length can be generated, a length of 127 bits is selected as an example.
- N number of chips in a symbol which represents the processing gain.
- a number M is selected to be relatively prime to N, which means that M and N do not have a common factor.
- the number of bits L required to provide a binary representation of the processing gain N is determined by solving the following equation: N ⁇ 2 L . Equation (12)
- the output of the exclusive-or gate 34 is converted to a Q value by a converter 36 .
- the sixth bit output from extractor 33 is converted to an I value by converter 35 .
- the I and Q values output from converters 35 and 36 are applied to spreader 20 or despreader 140 .
- M/N is an eight bit number in this example.
- the fifth and sixth bits of the accumulator output represent the first two significant bits of 4 (M/N) which appears in Equation (7). When 4 (M/N) is mapped to one of four values ⁇ 0, 1, 2, 3 ⁇ by taking modulo 4 , the result is the first two significant bits of 4(M/N), or equivalently fifth and sixth bits of the accumulator.
- FIG. 6 is a flow diagram of the method performed by the circuit shown in FIG. 4 .
- the initial parameters M and N are loaded into registers or memory (not shown) before performing the dividing function (M divided by N).
- the value in accumulator 31 is preferably equal to zero.
- the remaining apparatus in the code generator 30 is also initialized (S 1 ).
- the sum, which initially is zero, is added to the quotient of M/N (S 2 ).
- the fifth and sixth bits of the new sum are extracted (S 3 ) in order to be converted into the I and Q values (S4 and S5).
- the bits (L- 2 ) and (L- 3 ) should be mapped to QPSK constellation as follows:
- This mapping can be done in software or hardware by using first: (L-2) (L-3) (L-2) (L-2) ⁇ (L-3) 0 0 ⁇ 0 0 0 1 ⁇ 0 1 1 0 ⁇ 1 1 1 ⁇ 1 0 and then using the standard 0 ⁇ 1, 1 ⁇ 1 mapping.
- the I value is one. If the sixth bit is a one, then the I value is negative one.
- the Q value if the output of exclusive-or gate 34 is a zero, the Q value is one. If the output of exclusive-or gate 34 is a one, the Q value is negative one.
- the I and Q values are output to the spreader 20 or despreader 140 (S 6 ). Method steps S 2 through S 6 are repeated until all the digital data supplied by switch 14 is transmitted or all the data is received by switch 190 .
- FIG. 7 shows a second embodiment of the code generator 200 .
- Code generator 200 is substituted for code generator 30 and generates four-phase pseudo-random code sequences similar to those generated by the code generator 200 which greatly improve auto correlation properties and cross correlation properties.
- the code generator 30 includes an accumulator 210 which is L bits in length. Accumulator 210 has a length of 8 bits. A “1” is preferably applied to one input of accumulator 210 . The number from flip flops 220 1 through 220 L is applied to a second input of the accumulator 210 . Flip flops 220 1 through 220 L may be replaced by a shift register. Although bits are input to flip flops 220 1 through 220 L and accumulator 210 in parallel, the bits could be input in series. The sum of the two numbers input into the accumulator 210 is transmitted to flip flops 220 1 through 220 L .
- the output of flip flops 220 1 through 220 L are transmitted to flip flops 230 1 through 230 L as well as mixer 240 .
- the mixer 240 also receives the output of flip flops 230 1 through 230 L .
- the accumulator 210 and flip flops 220 1 - 220 L , flip flops 230 1 - 230 L , and mixer 240 provide a flip flop feedback circuit.
- the output of mixer 240 is input to mixer 250 .
- Mixer 250 also receives an 8 bit input from (M/N).
- the extractor 260 extracts the fifth and sixth least significant bits from the mixer 250 .
- the sixth least significant bit output from extractor 260 is converted to an I value by converter 280 .
- the fifth and sixth least significant bits are applied to an exclusive-or gate 270 .
- the output of the exclusive-or gate 270 is converted to a Q value by a converter 290 as shown in FIG. 8 .
- the I and Q values output from converters 280 and 290 are applied to spreader 20 or despreader 140 .
- (M/N) is an eight bit number in this example.
- Flip flops 220 1 through 220 1 output the k value and flip flops 230 1 through 230 L output the k+1 value to the mixer 240 .
- the mixer 250 receives the output of mixer 240 and the product of (M/N). When 2 (M/N)k(k+1) is mapped to one of the four values ⁇ 0, 1, 2, 3 ⁇ by taking modulo 4 , the result is the fifth and sixth bits from extractor 260 ( FIG. 8 ).
- FIG. 9 is a flow diagram of the method performed by the circuit shown in FIG. 7 .
- the initial parameters M and N are loaded into registers or memory (not shown) before performing the dividing function (M/N).
- the value k is preferably equal to zero.
- the remaining apparatus in the second embodiment of the code generator 200 is also initialized (S1).
- the value of (M/N)k(k+1) is calculated (S2).
- the fifth and sixth bits resulting from the above calculation are extracted (S 3 ) in order to be converted into I and Q values (S4 and S5).
- the bits (L- 2 ) and (L- 3 ) should be mapped to QPSK constellation as follows:
- This mapping can be done in software or hardware by using first: (L-2) (L-3) (L-2) (L-2) ⁇ (L-3) 0 0 ⁇ 0 0 0 1 ⁇ 0 1 1 0 ⁇ 1 1 1 ⁇ 1 0 and then using the standard 0 ⁇ 1, 1 ⁇ 1 mapping.
- the I value is 1. If the sixth bit is a 1, then the I value is ⁇ 1. In the case of the Q value, if the output of the exclusive-or gate 270 is a zero, the Q value is 1. If the output of the exclusive-or gate 270 is a 1, the Q value is ⁇ 1.
- the I and Q values are output to the spreader 20 or the despreader 140 (S 6 ). The k value is incremented. Method steps S 2 through S 7 are repeated into all the digital data supplied by switch 14 is transmitted where all the data is received by switch 190 .
- the first suboptimum implementation achieves the desirable result of making the magnitude of the cross correlation and autocorrelation (except for a(0)) small compared to N. Although the results of the example of the second suboptimum implementation are not shown, the results are similar. Equations 13 and 14 are well known to one having ordinary skill in the art.
Abstract
A transmission apparatus for generating a complex four-phase pseudo-random sequence having I and Q portions includes a shift register and an accumulator. The shift register has a plurality of positions. The accumulator has a first input for receiving an output from the shift register and a second input for receiving a predetermined value. The accumulator combines the data received via the first and second inputs and outputs the combined data to the shift register. Bits from a first predetermined position within the shift register are used to generate the I portion of the sequence and bits from a second predetermined position within the shift register are used to generate the Q portion of the sequence.
Description
- This application is a continuation of application Ser. No. 10/066,968, filed Feb. 4, 2002; which is a continuation of U.S. Pat. No. 6,606,344, which issued on Aug. 12, 2003; which is a continuation of U.S. Pat. No. 6,337,875, which issued on Jan. 8, 2002; which is a continuation of U.S. Pat. No. 6,026,117, which issued on Feb. 15, 2000.
- The present invention generally relates to an improved sequence design for code-division multiple access (CDMA) communications. More particularly, the invention is directed to generating complex four-phase pseudo-random code sequences which may be directly mapped to a quadrature phase shift keying (QPSK) signal constellation.
- Code-division multiple access (CDMA) is a type of spread spectrum communication system wherein each subscriber unit is distinguished from all other subscriber units by the possession of a unique code. In order to communicate with a particular subscriber unit, a transmitting unit imprints the unique code upon a transmission and the receiving unit uses the code to decode the transmission. CDMA communication systems transmit voice and data information using signals that appear noiselike and random. Since the random sequences are generated by standard deterministic logic elements, the generation of the bit sequences are predictable and repeatable. It is the use of these repeatable binary random sequences that permits easy modulation of any information-bearing digital signal for data communications. These predictable random sequences are called pseudo-random sequences.
- Each subscriber unit in a CDMA communication system receives a plurality of pseudo-random sequences from base stations which are within the communicating range of the subscriber unit. As indicated above, the receiving unit uses a particular pseudo-random code to attempt to decode one of the received pseudo-random sequences. The particular code can only be used to decode one pseudo-random sequence, the other received pseudo-random sequences contribute to noise.
- As the correlation between the pseudo-random sequences used by the CDMA communication system decreases, the amount of noise output by the receiving unit also decreases. This decrease can be explained as follows: There is a high correlation between the one pseudo-random sequence including the data to be transmitted to the subscriber unit and the pseudo-random sequence generated by the receiver. As the correlation between the one pseudo-random sequence and the other pseudo-random sequences decreases (i.e. cross correlation), it becomes easier for the subscriber unit to recognize its particular pseudo-random sequence and filter out all of the other pseudo-random sequences. Thus, noise is reduced and signal clarity enhanced.
- There is a need for an improved pseudo-random sequence generator which generates sequences having improved cross correlation properties to reduce the noise experienced by the receiver. There is also a need for a pseudo-random code generator that is easy to implement.
- A transmission apparatus for generating a complex four-phase pseudo-random sequence having I and Q portions includes a shift register and an accumulator. The shift register has a plurality of positions. The accumulator has a first input for receiving an output from the shift register and a second input for receiving a predetermined value. The accumulator combines the data received via the first and second inputs and outputs the combined data to the shift register. Bits from a first predetermined position within the shift register are used to generate the I portion of the sequence and bits from a second predetermined position within the shift register are used to generate the Q portion of the sequence.
- In one embodiment, a pseudo-random code generator produces complex four-phase CDMA codes utilizing an accumulator and a plurality of flip flops. The accumulator receives a quotient of a parameter M divided by a parameter N and receives feedback from the plurality of flip flops. The parameter M and N are integers, wherein M is relatively prime to N. The accumulator combines the quotient with the data received from the flip flops and transmits the combined data to the flip flops. Two bits are extracted and used to produce I and Q codes.
- In another embodiment, a pseudo-random code generator produces complex four-phase CDMA codes by providing a circuit for outputting an arithmetic progression of values and an incremental value of the arithmetic progression of values. The pseudo-random code generator also contains a first mixer for receiving the arithmetic progression of values and the incremental values. A second mixer receives the output of the first mixer and combines this output with the quotient of a parameter 2M divided by parameter N, wherein M and N are integers and M is relatively prime to N. Two bits are extracted from the second mixer and are converted into I and Q codes.
- Other advantages will become apparent to those skilled in the art after reading the detailed description of the preferred embodiments.
-
FIG. 1 is a block diagram of a spread spectrum transmitter of the present invention. -
FIG. 2 is a block diagram of a spread spectrum receiver of the present invention. -
FIG. 3 is a timing diagram of a conventional pseudo-random code sequence. -
FIG. 4 is a first embodiment of a spread spectrum code generator for generating four-phase sequences according to the present invention. -
FIG. 5 is a diagram showing the conversion to I and Q in the first embodiment of the spread spectrum code generator. -
FIG. 6 is a diagram showing the method steps for generating four-phase sequences according to the first embodiment of the present invention. -
FIG. 7 is a second embodiment of a spread spectrum code generator for generating four-phase sequences according to the present invention. -
FIG. 8 is a diagram showing the conversion to I and Q in the second embodiment of the spread spectrum code generator. -
FIG. 9 is a diagram showing the method steps for generating four-phase sequences according to the second embodiment of the present invention. -
FIG. 10 is a graph of an example of an autocorrelation function for the first suboptimum implementation. -
FIG. 11 is an example of a cross correlation function for the first suboptimum implementation. - The preferred embodiments are described with reference to drawing figures wherein like numerals represent like elements throughout.
- A
spread spectrum transmitter 10, as shown inFIG. 1 , includes an analog-to-digital (A/D)converter 12 for receiving a voice signal. Aswitch 14 receives both the digital voice signal from the A/D converter 12 and a digital data signal from a terminal (not shown). Theswitch 14 connects thespread spectrum transmitter 10 with an input for either digital voice signal or digital data. The digital voice signal and digital data are hereafter collectively referred to as digital data. Theswitch 14 directs the digital data to aspreader 20, which may comprise a mixer. A pseudo-random sequence generated bycode generator 30 is applied to thespreader 20. Thecode generator 30 and thespreader 20 are shown as being contained withinspread spectrum encoder 40. - The
spreader 20 performs a frequency spectrum spreading function by multiplying the digital data by the pseudo-random sequence in the time domain, which is equivalent to convolving the bimodal spectrum of the digital data with the approximately rectangular spectrum of the pseudo-random sequence in the frequency domain. The output of thespreader 20 is applied to a low-pass filter 50, whose cutoff frequency is equal to the system chip rate, Fcr. The output of the low-pass filter 50 is then applied to one terminal of amixer 60 and upconverted, as determined by the carrier frequency Fc which is applied to its other terminal. The upconverted signal is then passed through a band-pass filter 70, which may be a helical resonator. Thefilter 70 has a bandwidth equal to twice the chip rate and a center frequency equal to the center frequency of the bandwidth of the spread spectrum system. The output of thefilter 70 is applied to the input of anRF amplifier 80, whose output drives anantenna 90. - A
spread spectrum receiver 100 is shown inFIG. 2 . Anantenna 110 receives the transmitted spread spectrum signal, which is filtered by abandpass filter 120. The filter has a bandwidth equal to twice the chip rate Fcr, and a center frequency equal to the center frequency of the bandwidth of the spread spectrum system. The output of thefilter 120 is subsequently downconverted by amixer 130, possibly in two stages, to a baseband signal using a local oscillator having a constant frequency which is approximately the same as the carrier frequency Fc of thetransmitter 10. The output of themixer 130 is then despread by applying it to a first terminal of thedespreader 140 while applying the same pseudo-random sequence as delivered to thespreader 20 to a second terminal of thedespreader 140. The pseudo-random sequence is generated by acode generator 30. Thedespreader 140 and thecode generator 30 are contained within aspread spectrum decoder 160 as shown inFIG. 2 . The output of thedespreader 140 is applied to alow pass filter 180, which has a cutoff frequency at the data rate of the data input to thespread spectrum transmitter 10. The output of the low-pass filter 180 is a replica of the data input toFIG. 1 . - It should be appreciated by those of skill in the art that the pseudo-random sequence used in the
receiver 100 of a spread spectrum communication system must be synchronized with the pseudo-random sequence used in thetransmitter 10. Methods for achieving this synchronization are also well known. - A conventional spreading sequence is a pseudo-random digital sequence as shown in
FIG. 3 . The sequence is used to spread the signal being transmitted and to despread the signal being received. Two different binary codes using two different LFSR circuits provide I and Q channels for transmission of data. However, if there is high cross-correlation between the I and Q channels at the receiver side, a great deal of noise will be output by the receiver. - The
code generator 30 of the present invention generates pseudo-random code sequences with greatly enhanced cross-correlation properties compared with the prior art pseudo-random sequences such as the one shown inFIG. 3 . A prior art pseudo-random sequence essentially comprises a signal having different frequency components. This signal is a combination of sinusoidal waveforms having different frequencies; both high frequency sinusoidal waveforms and low frequency sinusoidal waveforms. Thus, the signal has a frequency spectrum which can be divided into frequency regions. Those sinusoids having stronger frequencies (higher amplitudes) will be more dominant in the signal than those sinusoids having weaker frequencies (lower amplitudes). However, in order to generate an enhanced pseudo-random code (highly random code) as in the present invention, the strength or amplitude in each frequency region should be the same. Highly random codes have the property that they contain components in all frequency regions, resulting in a flat spectrum. Thecode generator 30 generates a pseudo-random sequence wherein the amplitude of the sinusoids in all frequency regions is approximately the same (flat) as will be explained in detail below. - A pseudo-random sequence having a length N and frequency regions X can be represented by Y frequency bins of a discrete Fourier series representation, wherein each bin corresponds to a frequency region. There are Y bins for the X frequency regions (2π/T)k, k=0, . . . , N−1 where T is the period of the spreading sequence in time and X=Y=N. The instantaneous frequency of the sequence should ideally spend equal time in each of the X frequency regions. Therefore, each frequency region or bin will have the same strength. For example, let s(t) denote the spreading sequence which is periodic. Then
is the Fourier Series representation where
where Ck is the strength of the sinusoids at one of the discrete Fourier series representations or the strength of the sinusoids in the region or bin. The average power in s(t) is written as follows:
The magnitude spectrum of s(t) is |ck| and power spectrum is |ck|2. The ideal power spectrum is flat, where the average power is distributed over all frequency bins equally. This results in a narrow autocorrelation. All of the |ck|2 should be equal. To obtain this, the instantaneous frequency is:
where M and N are integers and M is relatively prime to N (M and N do not have the same common factor). This guarantees that each frequency bin (2π/T)k is visited equally. For example, if N=7 and M=3, the instantaneous frequency is then
Since a discontinuity in the phase has the effect of spreading the power into other frequency bins, the phase is preferably continuous and free of sudden bumps as much as possible. - The primary constraint is that the phase of the complex spreading sequence should be limited to {0, π/2, π, 3π/2}. This limitation leads to sudden phase changes and prevents the power spectrum from becoming completely flat. However, a sequence with relatively flat power spectral density can be obtained. For the phase to be continuous at t=(k/N)T, the recursive equation is
where Θ is the phase of individual chips in a sequence and k is the index (order) of the chips in the sequence. If Θ0 is arbitrarily chosen as one of (0, π/2, π, 3π/2), then Θ1, Θ2, . . . , ΘN can be generated sequentially. This solution results in flat spectra, which is the optimum solution. The choice of Θ0 (0, π/2, π, π/2) makes no difference because a constant phase offset over the sequence does not change its spectral properties. - The suboptimum implementation of the above equation when Ok is limited to {0, π/2, π, 3π/2} is as follows:
where
means the largest integer less than or equal to 4(M/N)k. This equation is a modified version of Equation (6) and it performs the mapping of phase angles to one of four points for easy QPSK implementation. It limits the phases to the set {0, π/2, π, 3π/2}. - Continuing the sequential phase deviation to develop a second suboptimum implementation, one has:
Again, the second suboptimum implementation with four phases (0, π/2, π, 3π/2) is obtained as:
If Θ0=0, then:
for this second suboptimum implementation. - Examining
Equation 6 one sees that each phase term can be obtained by adding a variable term (2 π/N)(Mk) to the previous phase. Furthermore, since 2πk is equal to zero modulo 2π, the term one needs to add each phase to find the next phase reduces to (M/N), which is not an integer. Therefore, a possible implementation can be a recursive adder (accumulator) which adds the term (M/N) to the phase in each iteration. -
FIG. 4 shows a first embodiment of thecode generator 30 for generating four-phase pseudo-random code sequences which greatly improve autocorrelation properties and cross correlation properties. The first embodiment is an example of the first suboptimum implementation ofEquation 7. Although four-phase sequences of any length can be generated, a length of 127 bits is selected as an example. Further, for the purposes of this example, there are N number of chips in a symbol, which represents the processing gain. A number M is selected to be relatively prime to N, which means that M and N do not have a common factor. The number of bits L required to provide a binary representation of the processing gain N is determined by solving the following equation:
N≦2L. Equation (12) - The
code generator 30 includes anaccumulator 31 which is 2L bits in length. Since N=127 in this example, L=8. Therefore,accumulator 31 has a length of 16 bits. An eight bit number M/N is applied to one input of theaccumulator 31. A sixteen bit number from flip flops 32 1 through 32 2L is applied to a second input for theaccumulator 31. Flip flops 32 1 through 32 2L may be replaced by a shift register. Although bits are input to flip flops 32 1-32 2L and toaccumulator 31 in parallel, the bits could also be input in series. The sum of the two numbers input into theaccumulator 31 is transmitted to flip flops 32 1 through 32 2L. Anextractor 33 extracts the fifth and sixth least significant bits from the flip flops 32 1 through 32 2L (FIG. 5 ). The fifth and sixth least significant bits are applied to an exclusive-orgate 34. - The output of the exclusive-or
gate 34 is converted to a Q value by aconverter 36. The sixth bit output fromextractor 33 is converted to an I value byconverter 35. The I and Q values output fromconverters spreader 20 ordespreader 140. As indicated before, M/N is an eight bit number in this example. The fifth and sixth bits of the accumulator output represent the first two significant bits of 4 (M/N) which appears in Equation (7). When 4 (M/N) is mapped to one of four values {0, 1, 2, 3} by taking modulo 4, the result is the first two significant bits of 4(M/N), or equivalently fifth and sixth bits of the accumulator. -
FIG. 6 is a flow diagram of the method performed by the circuit shown inFIG. 4 . The initial parameters M and N are loaded into registers or memory (not shown) before performing the dividing function (M divided by N). In addition, the value inaccumulator 31 is preferably equal to zero. The remaining apparatus in thecode generator 30 is also initialized (S1). The sum, which initially is zero, is added to the quotient of M/N (S2). The fifth and sixth bits of the new sum are extracted (S3) in order to be converted into the I and Q values (S4 and S5). The bits (L-2) and (L-3) should be mapped to QPSK constellation as follows: -
- 00→11
- 01→1−1
- 10→−1−1
- 11→−11
- This mapping can be done in software or hardware by using first:
(L-2) (L-3) (L-2) (L-2) ⊕ (L-3) 0 0 → 0 0 0 1 → 0 1 1 0 → 1 1 1 1 → 1 0
and then using thestandard 0→1, 1→−1 mapping. - For example, if the sixth bit for L-2 bit is equal to zero, then the I value is one. If the sixth bit is a one, then the I value is negative one. In the case of the Q value, if the output of exclusive-or
gate 34 is a zero, the Q value is one. If the output of exclusive-orgate 34 is a one, the Q value is negative one. The I and Q values are output to thespreader 20 or despreader 140 (S6). Method steps S2 through S6 are repeated until all the digital data supplied byswitch 14 is transmitted or all the data is received byswitch 190. -
FIG. 7 shows a second embodiment of thecode generator 200.Code generator 200 is substituted forcode generator 30 and generates four-phase pseudo-random code sequences similar to those generated by thecode generator 200 which greatly improve auto correlation properties and cross correlation properties. The second embodiment is an example of the second suboptimum implementation of Equation (11). Although four-phase sequences of any length can be generated, a length of 127 bits is selected as an example. Further, for the purposes of this example, there are N number of chips in a symbol, which represents the processing gain. A number M is selected to be relatively prime to N. The number of bits L required to provide a binary representation of processing gain N is determined by solving Equation (12). Since M=127 in this example, L=8. Therefore (M/N) is sixteen bits in length. - The
code generator 30 includes anaccumulator 210 which is L bits in length.Accumulator 210 has a length of 8 bits. A “1” is preferably applied to one input ofaccumulator 210. The number from flip flops 220 1 through 220 L is applied to a second input of theaccumulator 210. Flip flops 220 1 through 220 L may be replaced by a shift register. Although bits are input to flip flops 220 1 through 220 L andaccumulator 210 in parallel, the bits could be input in series. The sum of the two numbers input into theaccumulator 210 is transmitted to flip flops 220 1 through 220 L. The output of flip flops 220 1 through 220 L are transmitted to flip flops 230 1 through 230 L as well asmixer 240. Themixer 240 also receives the output of flip flops 230 1 through 230 L. Theaccumulator 210 and flip flops 220 1-220 L, flip flops 230 1-230 L, andmixer 240 provide a flip flop feedback circuit. The output ofmixer 240 is input tomixer 250.Mixer 250 also receives an 8 bit input from (M/N). Theextractor 260 extracts the fifth and sixth least significant bits from themixer 250. The sixth least significant bit output fromextractor 260 is converted to an I value byconverter 280. The fifth and sixth least significant bits are applied to an exclusive-orgate 270. The output of the exclusive-orgate 270 is converted to a Q value by aconverter 290 as shown inFIG. 8 . The I and Q values output fromconverters spreader 20 ordespreader 140. As indicated before, (M/N) is an eight bit number in this example. Flip flops 220 1 through 220 1 output the k value and flip flops 230 1 through 230 L output the k+1 value to themixer 240. Themixer 250 receives the output ofmixer 240 and the product of (M/N). When 2(M/N)k(k+1) is mapped to one of the four values {0, 1, 2, 3} by taking modulo 4, the result is the fifth and sixth bits from extractor 260 (FIG. 8 ). -
FIG. 9 is a flow diagram of the method performed by the circuit shown inFIG. 7 . The initial parameters M and N are loaded into registers or memory (not shown) before performing the dividing function (M/N). In addition, the value k is preferably equal to zero. The remaining apparatus in the second embodiment of thecode generator 200 is also initialized (S1). The value of (M/N)k(k+1) is calculated (S2). The fifth and sixth bits resulting from the above calculation are extracted (S3) in order to be converted into I and Q values (S4 and S5). The bits (L-2) and (L-3) should be mapped to QPSK constellation as follows: -
- 00→11
- 01→1−1
- 10→−1−1
- 11→−11
- This mapping can be done in software or hardware by using first:
(L-2) (L-3) (L-2) (L-2) ⊕ (L-3) 0 0 → 0 0 0 1 → 0 1 1 0 → 1 1 1 1 → 1 0
and then using thestandard 0→1, 1→1 mapping. - For example, if the sixth bit for L−2 is equal to zero, then the I value is 1. If the sixth bit is a 1, then the I value is −1. In the case of the Q value, if the output of the exclusive-or
gate 270 is a zero, the Q value is 1. If the output of the exclusive-orgate 270 is a 1, the Q value is −1. The I and Q values are output to thespreader 20 or the despreader 140 (S6). The k value is incremented. Method steps S2 through S7 are repeated into all the digital data supplied byswitch 14 is transmitted where all the data is received byswitch 190. -
FIG. 10 shows an auto correlation function where N=127 and M=44, which is the result of using the first suboptimum implementation to generate the pseudo-random code. -
FIG. 11 shows a cross correlation function where N=127 and M=44, which is the result of using the first suboptimum implementation to generate the pseudo-random code. - The autocorrelation a(n) for the sequence s(k) is given as:
where the indexes in parentheses are taken modulo N, and the cross correlation c(n) of two sequences s(k) and r(k) is given as:
where again the index is taken modulo N. The first suboptimum implementation achieves the desirable result of making the magnitude of the cross correlation and autocorrelation (except for a(0)) small compared to N. Although the results of the example of the second suboptimum implementation are not shown, the results are similar.Equations - Although the invention has been described in part by making detailed reference to certain specific embodiments, such detail is intended to be instructive rather than restrictive. It will be appreciated by those skilled in the art that many variations may be made in a structure and mode of operation without departing from the spirit and scope of the invention as disclosed in the teachings herein.
Claims (12)
1. A method for mapping a pseudo-random code sequence to a quadrature phase shift keying (QPSK) signal constellation, the method comprising:
(a) determining a first multi-bit number by dividing a parameter M by a parameter N, wherein M and N are integers and M is selected to be relatively prime to N;
(b) combining the first multi-bit number with a second multi-bit number to produce a resulting sum;
(c) extracting a first bit and a second bit from the resulting sum of step (b); and
(d) generating an I value and a Q value based on at least one of the first and second bits.
2. The method of claim 1 wherein the second multi-bit number is greater than the first multi-bit number by a factor of two.
3. The method of claim 1 wherein the I value is equal to one when the first bit is equal to zero.
4. The method of claim 1 wherein the I value is equal to negative one when the first bit is equal to one.
5. The method of claim 1 further comprising:
(e) setting the Q value to one by performing a logical function on the first and second bits resulting in a value equal to zero.
6. The method of claim 1 further comprising:
(e) setting the Q value to negative one by performing a logical function on the first and second bits resulting in a value equal to one.
7. A method for mapping a pseudo-random code sequence to a quadrature phase shift keying (QPSK) signal constellation, the method comprising:
(a) storing initial parameters M and N in a memory, wherein M and N are integers and M is selected to be relatively prime to N;
(b) dividing the parameter M by the parameter N to produce a resulting quotient input;
(c) combining a first number equal to the resulting quotient with a second number to produce a resulting sum;
(d) extracting a first bit and a second bit from the resulting sum of step (c); and
(e) generating an I value and a Q value based on at least one of the first and second bits.
8. The method of claim 7 wherein the second number is greater than the first number by a factor of two.
9. The method of claim 7 wherein the I value is equal to one when the first bit is equal to zero.
10. The method of claim 7 wherein the I value is equal to negative one when the first bit is equal to one.
11. The method of claim 7 further comprising:
(f) setting the Q value to one by performing a logical function on the first and second bits resulting in a value equal to zero.
12. The method of claim 1 further comprising:
(f) setting the Q value to negative one by performing a logical function on the first and second bits resulting in a value equal to one.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/777,369 US20050002443A1 (en) | 1997-10-23 | 2004-02-12 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/956,808 US6026117A (en) | 1997-10-23 | 1997-10-23 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US09/472,348 US6337875B1 (en) | 1997-10-23 | 1999-12-27 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US10/011,113 US6606344B2 (en) | 1997-10-23 | 2001-11-13 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US10/066,968 US6731671B2 (en) | 1997-10-23 | 2002-02-04 | Reception method including generating complex four-phase sequences for CDMA communication |
US10/777,369 US20050002443A1 (en) | 1997-10-23 | 2004-02-12 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/066,968 Continuation US6731671B2 (en) | 1997-10-23 | 2002-02-04 | Reception method including generating complex four-phase sequences for CDMA communication |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050002443A1 true US20050002443A1 (en) | 2005-01-06 |
Family
ID=25498721
Family Applications (8)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/956,808 Expired - Lifetime US6026117A (en) | 1997-10-23 | 1997-10-23 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US09/472,348 Expired - Lifetime US6337875B1 (en) | 1997-10-23 | 1999-12-27 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US10/011,113 Expired - Fee Related US6606344B2 (en) | 1997-10-23 | 2001-11-13 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US10/066,968 Expired - Fee Related US6731671B2 (en) | 1997-10-23 | 2002-02-04 | Reception method including generating complex four-phase sequences for CDMA communication |
US10/067,082 Expired - Fee Related US6597726B2 (en) | 1997-10-23 | 2002-02-04 | Receiver including an apparatus for generating complex four-phase sequences |
US10/066,860 Expired - Fee Related US6614833B2 (en) | 1997-10-23 | 2002-02-04 | Method for generating complex four-phase sequences for a CDMA communication system |
US10/637,463 Expired - Fee Related US7164705B2 (en) | 1997-10-23 | 2003-08-08 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US10/777,369 Abandoned US20050002443A1 (en) | 1997-10-23 | 2004-02-12 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
Family Applications Before (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/956,808 Expired - Lifetime US6026117A (en) | 1997-10-23 | 1997-10-23 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US09/472,348 Expired - Lifetime US6337875B1 (en) | 1997-10-23 | 1999-12-27 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US10/011,113 Expired - Fee Related US6606344B2 (en) | 1997-10-23 | 2001-11-13 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
US10/066,968 Expired - Fee Related US6731671B2 (en) | 1997-10-23 | 2002-02-04 | Reception method including generating complex four-phase sequences for CDMA communication |
US10/067,082 Expired - Fee Related US6597726B2 (en) | 1997-10-23 | 2002-02-04 | Receiver including an apparatus for generating complex four-phase sequences |
US10/066,860 Expired - Fee Related US6614833B2 (en) | 1997-10-23 | 2002-02-04 | Method for generating complex four-phase sequences for a CDMA communication system |
US10/637,463 Expired - Fee Related US7164705B2 (en) | 1997-10-23 | 2003-08-08 | Method and apparatus for generating complex four-phase sequences for a CDMA communication system |
Country Status (13)
Country | Link |
---|---|
US (8) | US6026117A (en) |
EP (2) | EP1489761B1 (en) |
JP (1) | JP3884776B2 (en) |
KR (1) | KR100545502B1 (en) |
CN (2) | CN1131609C (en) |
AT (2) | ATE358364T1 (en) |
AU (1) | AU7497398A (en) |
CA (1) | CA2272864C (en) |
DE (3) | DE69837452T2 (en) |
DK (1) | DK0965188T3 (en) |
ES (2) | ES2138949T3 (en) |
HK (1) | HK1025690A1 (en) |
WO (1) | WO1999021299A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060013332A1 (en) * | 2004-07-16 | 2006-01-19 | Rayburn David C | Method of sending information using superresolution to didtinguish overlapping symbols |
US8363704B1 (en) | 2003-07-24 | 2013-01-29 | Rayburn David C | Method of transmitting information using a bandwidth limited communications channel |
US9167579B2 (en) * | 2011-12-23 | 2015-10-20 | Vodafone Holding Gmbh | Method and transmitter/receiver for data transmission with flexible exploitation of time and frequency diversity |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6385264B1 (en) * | 1999-06-08 | 2002-05-07 | Qualcomm Incorporated | Method and apparatus for mitigating interference between base stations in a wideband CDMA system |
KR100404180B1 (en) * | 1999-07-06 | 2003-11-03 | 엘지전자 주식회사 | Base Station Signal Demodulation Device in Communication System |
US6701431B2 (en) | 2000-01-28 | 2004-03-02 | Infineon Technologies Ag | Method of generating a configuration for a configurable spread spectrum communication device |
WO2001067605A1 (en) * | 2000-03-09 | 2001-09-13 | Fujitsu Limited | Method and apparatus for producing pseudorandom signal |
DE10036372A1 (en) * | 2000-07-18 | 2002-01-31 | Univ Berlin Tech | Transmitter for transmitter/receiver arrangement has encoding arrangement between data converter and data output for converting data of first type into coded data of same data type |
GB2376157B (en) * | 2001-01-29 | 2003-12-10 | Morphics Tech Inc | A method of generating a configuration for a configurable spread spectrum communication device |
US7203474B2 (en) * | 2001-10-24 | 2007-04-10 | Rohm Co., Ltd. | Receiver system |
AU2002250774A1 (en) * | 2002-03-22 | 2003-10-08 | Linkair Communications, Inc. | A coding method to create general spread spectrum sequence with zero correlation window |
JP4571178B2 (en) * | 2002-11-12 | 2010-10-27 | 株式会社リコー | Ultra-wideband communication receiver, reproduction data generation method for ultra-wideband communication, and ultra-wideband communication system |
JP4057467B2 (en) * | 2002-11-12 | 2008-03-05 | 株式会社リコー | Ultra-wideband communication receiver and reproduction data generation method for ultra-wideband communication |
KR100511299B1 (en) | 2002-12-13 | 2005-08-31 | 엘지전자 주식회사 | Data symbol mapping and spreading apparatus for mobile communication system |
EP1496371A1 (en) * | 2003-07-07 | 2005-01-12 | Mitsubishi Electric Information Technology Centre Europe B.V. | Generation of packets of waveforms |
US20070081484A1 (en) * | 2004-07-29 | 2007-04-12 | Wang Michael M | Methods and apparatus for transmitting a frame structure in a wireless communication system |
US8391410B2 (en) * | 2004-07-29 | 2013-03-05 | Qualcomm Incorporated | Methods and apparatus for configuring a pilot symbol in a wireless communication system |
US9246728B2 (en) | 2004-07-29 | 2016-01-26 | Qualcomm Incorporated | System and method for frequency diversity |
CN101036336B (en) * | 2004-07-29 | 2012-12-26 | 高通股份有限公司 | Interlacing system and method |
US20080317142A1 (en) * | 2005-07-29 | 2008-12-25 | Qualcomm Incorporated | System and method for frequency diversity |
US9042212B2 (en) | 2005-07-29 | 2015-05-26 | Qualcomm Incorporated | Method and apparatus for communicating network identifiers in a communication system |
US9391751B2 (en) * | 2005-07-29 | 2016-07-12 | Qualcomm Incorporated | System and method for frequency diversity |
US7983945B2 (en) * | 2006-10-18 | 2011-07-19 | Vienna Human Capital Advisors, Llc | Method and system for analysis of financial investment in human capital resources |
RU2593381C2 (en) | 2011-02-18 | 2016-08-10 | Сан Пэтент Траст | Method of generating signals and signal generating device |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3535452A (en) * | 1966-03-02 | 1970-10-20 | Cit Alcatel | Demodulation method and devices for rhythmically modulated waves using four-phase differential modulation |
US3648238A (en) * | 1970-05-15 | 1972-03-07 | Precision Instr Co | Error-correcting encoder and decoder for asymmetric binary data channels |
US4158193A (en) * | 1977-06-06 | 1979-06-12 | International Data Sciences, Inc. | Data transmission test set with synchronization detector |
US4210879A (en) * | 1977-06-13 | 1980-07-01 | Brossard Pierre Claude | Four-phase staggered shift keying modulator system |
US4755969A (en) * | 1986-11-07 | 1988-07-05 | Digital Electronic Communications Equipment (Dece Corp.) | Pseudo random sequence generation |
US5187676A (en) * | 1991-06-28 | 1993-02-16 | Digital Equipment Corporation | High-speed pseudo-random number generator and method for generating same |
US5218559A (en) * | 1991-01-16 | 1993-06-08 | France Telecom Etablissement Autonome De Droit Public (Centre National D'etudes Des Telecommunications) | Pseudo-random generator |
US5233629A (en) * | 1991-07-26 | 1993-08-03 | General Instrument Corporation | Method and apparatus for communicating digital data using trellis coded qam |
US5309474A (en) * | 1990-06-25 | 1994-05-03 | Qualcomm Incorporated | System and method for generating signal waveforms in a CDMA cellular telephone system |
US5361047A (en) * | 1990-02-13 | 1994-11-01 | Hitachi, Ltd. | PI/4 shift QPSK modulator and communication apparatus used therewith |
US5369374A (en) * | 1991-12-27 | 1994-11-29 | Mitsubishi Denki Kabushiki Kaisha | Differential detection demodulator |
US5373532A (en) * | 1992-09-11 | 1994-12-13 | Fujitsu Limited | π/4 quadrature phase shift keying modulator |
US5408628A (en) * | 1992-07-07 | 1995-04-18 | Odetics, Inc. | Solid state recorder with flexible width data bus utilizing lock mapping and error correction and detection circuits |
US5467294A (en) * | 1994-03-09 | 1995-11-14 | Hu; Vince | High speed, low power direct digital synthesizer |
US5471497A (en) * | 1993-11-01 | 1995-11-28 | Zehavi; Ephraim | Method and apparatus for variable rate signal transmission in a spread spectrum communication system using coset coding |
US5488629A (en) * | 1993-02-17 | 1996-01-30 | Matsushita Electric Industrial Co., Ltd. | Signal processing circuit for spread spectrum communications |
US5497395A (en) * | 1994-04-04 | 1996-03-05 | Qualcomm Incorporated | Method and apparatus for modulating signal waveforms in a CDMA communication system |
US5532695A (en) * | 1994-04-13 | 1996-07-02 | Electronics And Telecommunications Research Institute | Power of two length pseudorandom noise sequence generator |
US5604770A (en) * | 1994-10-13 | 1997-02-18 | Hewlett-Packard Company | PI/4 DQPSK modulation with coarse mapper precession and fine filter precession |
US5640416A (en) * | 1995-06-07 | 1997-06-17 | Comsat Corporation | Digital downconverter/despreader for direct sequence spread spectrum communications system |
US5956328A (en) * | 1995-11-30 | 1999-09-21 | Nec Corporation | Spread spectrum communications system |
US6201835B1 (en) * | 1999-03-05 | 2001-03-13 | Burr-Brown Corporation | Frequency-shaped pseudo-random chopper stabilization circuit and method for delta-sigma modulator |
US6374278B1 (en) * | 1999-03-25 | 2002-04-16 | Intel Corporation | Method and apparatus for the generation of statistically random numbers |
US6628727B1 (en) * | 2000-01-10 | 2003-09-30 | Syncomm Technology Corporation | Apparatus and method for performing π/4-DQPSK baseband modulation based on a signal mapping to be simplified |
US6823488B1 (en) * | 1998-08-27 | 2004-11-23 | Texas Instruments Incorporated | Packet binary convolutional codes |
-
1997
- 1997-10-23 US US08/956,808 patent/US6026117A/en not_active Expired - Lifetime
-
1998
- 1998-05-20 EP EP04018352A patent/EP1489761B1/en not_active Expired - Lifetime
- 1998-05-20 AU AU74973/98A patent/AU7497398A/en not_active Abandoned
- 1998-05-20 CN CN98801378A patent/CN1131609C/en not_active Expired - Fee Related
- 1998-05-20 DE DE69837452T patent/DE69837452T2/en not_active Expired - Lifetime
- 1998-05-20 DK DK98922420T patent/DK0965188T3/en active
- 1998-05-20 ES ES98922420T patent/ES2138949T3/en not_active Expired - Lifetime
- 1998-05-20 JP JP52396999A patent/JP3884776B2/en not_active Expired - Fee Related
- 1998-05-20 CA CA002272864A patent/CA2272864C/en not_active Expired - Fee Related
- 1998-05-20 AT AT04018352T patent/ATE358364T1/en not_active IP Right Cessation
- 1998-05-20 AT AT98922420T patent/ATE272917T1/en not_active IP Right Cessation
- 1998-05-20 CN CNA2003101044210A patent/CN1496045A/en active Pending
- 1998-05-20 DE DE0965188T patent/DE965188T1/en active Pending
- 1998-05-20 EP EP98922420A patent/EP0965188B9/en not_active Expired - Lifetime
- 1998-05-20 DE DE69825427T patent/DE69825427T2/en not_active Expired - Lifetime
- 1998-05-20 KR KR1019997004487A patent/KR100545502B1/en not_active IP Right Cessation
- 1998-05-20 ES ES04018352T patent/ES2282768T3/en not_active Expired - Lifetime
- 1998-05-20 WO PCT/US1998/010199 patent/WO1999021299A1/en active IP Right Grant
-
1999
- 1999-12-27 US US09/472,348 patent/US6337875B1/en not_active Expired - Lifetime
-
2000
- 2000-06-19 HK HK00103672A patent/HK1025690A1/en not_active IP Right Cessation
-
2001
- 2001-11-13 US US10/011,113 patent/US6606344B2/en not_active Expired - Fee Related
-
2002
- 2002-02-04 US US10/066,968 patent/US6731671B2/en not_active Expired - Fee Related
- 2002-02-04 US US10/067,082 patent/US6597726B2/en not_active Expired - Fee Related
- 2002-02-04 US US10/066,860 patent/US6614833B2/en not_active Expired - Fee Related
-
2003
- 2003-08-08 US US10/637,463 patent/US7164705B2/en not_active Expired - Fee Related
-
2004
- 2004-02-12 US US10/777,369 patent/US20050002443A1/en not_active Abandoned
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3535452A (en) * | 1966-03-02 | 1970-10-20 | Cit Alcatel | Demodulation method and devices for rhythmically modulated waves using four-phase differential modulation |
US3648238A (en) * | 1970-05-15 | 1972-03-07 | Precision Instr Co | Error-correcting encoder and decoder for asymmetric binary data channels |
US4158193A (en) * | 1977-06-06 | 1979-06-12 | International Data Sciences, Inc. | Data transmission test set with synchronization detector |
US4210879A (en) * | 1977-06-13 | 1980-07-01 | Brossard Pierre Claude | Four-phase staggered shift keying modulator system |
US4755969A (en) * | 1986-11-07 | 1988-07-05 | Digital Electronic Communications Equipment (Dece Corp.) | Pseudo random sequence generation |
US5361047A (en) * | 1990-02-13 | 1994-11-01 | Hitachi, Ltd. | PI/4 shift QPSK modulator and communication apparatus used therewith |
US5309474A (en) * | 1990-06-25 | 1994-05-03 | Qualcomm Incorporated | System and method for generating signal waveforms in a CDMA cellular telephone system |
US5416797A (en) * | 1990-06-25 | 1995-05-16 | Qualcomm Incorporated | System and method for generating signal waveforms in a CDMA cellular telephone system |
US5218559A (en) * | 1991-01-16 | 1993-06-08 | France Telecom Etablissement Autonome De Droit Public (Centre National D'etudes Des Telecommunications) | Pseudo-random generator |
US5187676A (en) * | 1991-06-28 | 1993-02-16 | Digital Equipment Corporation | High-speed pseudo-random number generator and method for generating same |
US5233629A (en) * | 1991-07-26 | 1993-08-03 | General Instrument Corporation | Method and apparatus for communicating digital data using trellis coded qam |
US5369374A (en) * | 1991-12-27 | 1994-11-29 | Mitsubishi Denki Kabushiki Kaisha | Differential detection demodulator |
US5408628A (en) * | 1992-07-07 | 1995-04-18 | Odetics, Inc. | Solid state recorder with flexible width data bus utilizing lock mapping and error correction and detection circuits |
US5373532A (en) * | 1992-09-11 | 1994-12-13 | Fujitsu Limited | π/4 quadrature phase shift keying modulator |
US5488629A (en) * | 1993-02-17 | 1996-01-30 | Matsushita Electric Industrial Co., Ltd. | Signal processing circuit for spread spectrum communications |
US5471497A (en) * | 1993-11-01 | 1995-11-28 | Zehavi; Ephraim | Method and apparatus for variable rate signal transmission in a spread spectrum communication system using coset coding |
US5467294A (en) * | 1994-03-09 | 1995-11-14 | Hu; Vince | High speed, low power direct digital synthesizer |
US5497395A (en) * | 1994-04-04 | 1996-03-05 | Qualcomm Incorporated | Method and apparatus for modulating signal waveforms in a CDMA communication system |
US5532695A (en) * | 1994-04-13 | 1996-07-02 | Electronics And Telecommunications Research Institute | Power of two length pseudorandom noise sequence generator |
US5604770A (en) * | 1994-10-13 | 1997-02-18 | Hewlett-Packard Company | PI/4 DQPSK modulation with coarse mapper precession and fine filter precession |
US5640416A (en) * | 1995-06-07 | 1997-06-17 | Comsat Corporation | Digital downconverter/despreader for direct sequence spread spectrum communications system |
US5956328A (en) * | 1995-11-30 | 1999-09-21 | Nec Corporation | Spread spectrum communications system |
US6823488B1 (en) * | 1998-08-27 | 2004-11-23 | Texas Instruments Incorporated | Packet binary convolutional codes |
US6201835B1 (en) * | 1999-03-05 | 2001-03-13 | Burr-Brown Corporation | Frequency-shaped pseudo-random chopper stabilization circuit and method for delta-sigma modulator |
US6374278B1 (en) * | 1999-03-25 | 2002-04-16 | Intel Corporation | Method and apparatus for the generation of statistically random numbers |
US6628727B1 (en) * | 2000-01-10 | 2003-09-30 | Syncomm Technology Corporation | Apparatus and method for performing π/4-DQPSK baseband modulation based on a signal mapping to be simplified |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8363704B1 (en) | 2003-07-24 | 2013-01-29 | Rayburn David C | Method of transmitting information using a bandwidth limited communications channel |
US20060013332A1 (en) * | 2004-07-16 | 2006-01-19 | Rayburn David C | Method of sending information using superresolution to didtinguish overlapping symbols |
US9167579B2 (en) * | 2011-12-23 | 2015-10-20 | Vodafone Holding Gmbh | Method and transmitter/receiver for data transmission with flexible exploitation of time and frequency diversity |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7164705B2 (en) | Method and apparatus for generating complex four-phase sequences for a CDMA communication system | |
US20190280731A1 (en) | Apparatus for transmitting and receiving data to provide high-speed data communication and method thereof | |
Mazzini et al. | Chaotic complex spreading sequences for asynchronous DS-CDMA. I. System modeling and results | |
US7583582B2 (en) | M-ary orthogonal keying system | |
US5311176A (en) | Method and apparatus for generating Walsh codes | |
KR970002951B1 (en) | Power-of-two length pseudorandom noise sequence generator | |
US6404732B1 (en) | Digital modulation system using modified orthogonal codes to reduce autocorrelation | |
JP4406401B2 (en) | Communication apparatus and communication method | |
JPH04230137A (en) | Method of modulation/demodulation, spectrum diffusion modulator and spectrum diffusion receiver | |
US6212219B1 (en) | Spread spectrum communication system | |
US6636549B1 (en) | Method for calculating phase shift coefficients of an M sequence | |
JPH0577223B2 (en) | ||
MXPA99004719A (en) | Method and apparatus for generating complex four-phase sequences for a cdma communication system | |
US7012950B1 (en) | Apparatus for generating pseudo-noises code and method for generating pseudo-noise codes using the same | |
JPH0888587A (en) | Spread spectrum communication equipment | |
JPH09162846A (en) | Transmitting system by spread spectrum system | |
KR950003473B1 (en) | Code rate generating method for cdma | |
Rice | is approximately Gaussian with mean 0 and variance N. That is,/Nisa one-sigma value | |
Faulkner | Composite sequences for rapid acquisition of direct-sequence spread spectrum signals. | |
JPH09135232A (en) | Spread spectrum communication equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERDIGITAL TECHNOLOGY CORPORATION, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OZLUTURK, FATIH M.;REEL/FRAME:015114/0608 Effective date: 20040721 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |