US20060282753A1 - Second stage SOVA detector - Google Patents
Second stage SOVA detector Download PDFInfo
- Publication number
- US20060282753A1 US20060282753A1 US11/131,797 US13179705A US2006282753A1 US 20060282753 A1 US20060282753 A1 US 20060282753A1 US 13179705 A US13179705 A US 13179705A US 2006282753 A1 US2006282753 A1 US 2006282753A1
- Authority
- US
- United States
- Prior art keywords
- stage
- outputs
- data
- sova detector
- sova
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
- H03M13/4161—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing path management
- H03M13/4184—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing path management using register-exchange
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
- H03M13/4138—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors soft-output Viterbi algorithm based decoding, i.e. Viterbi decoding with weighted decisions
- H03M13/4146—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors soft-output Viterbi algorithm based decoding, i.e. Viterbi decoding with weighted decisions soft-output Viterbi decoding according to Battail and Hagenauer in which the soft-output is determined using path metric differences along the maximum-likelihood path, i.e. "SOVA" decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
- H03M13/4138—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors soft-output Viterbi algorithm based decoding, i.e. Viterbi decoding with weighted decisions
- H03M13/4146—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors soft-output Viterbi algorithm based decoding, i.e. Viterbi decoding with weighted decisions soft-output Viterbi decoding according to Battail and Hagenauer in which the soft-output is determined using path metric differences along the maximum-likelihood path, i.e. "SOVA" decoding
- H03M13/4153—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors soft-output Viterbi algorithm based decoding, i.e. Viterbi decoding with weighted decisions soft-output Viterbi decoding according to Battail and Hagenauer in which the soft-output is determined using path metric differences along the maximum-likelihood path, i.e. "SOVA" decoding two-step SOVA decoding, i.e. the soft-output is determined by a second traceback operation after the determination of the hard decision like in the Berrou decoder
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6331—Error control coding in combination with equalisation
Definitions
- the present invention relates generally to communication channels, and more particularly but not by limitation to read/write channels in data storage devices.
- Data communication channels generally include encoding of data before it passes through a communication medium, and decoding of data after it has passed through a communication medium.
- Data encoding and decoding are used, for example, in data storage devices for encoding data that is written on a storage medium and decoding data that is read from a storage medium.
- Encoding is applied in order to convert the data into a form that is compatible with the characteristics of communication medium, and can include processes such as channel detection, adding error correction codes, interleaving, turbo encoding, bandwidth limiting, amplification and many other known encoding processes.
- Decoding processes are generally inverse functions of the encoding processes. Encoding and decoding increases the reliability of the reproduced data.
- SOVA detectors can include one or two decoding stages and help to optimize the cost of implementation.
- Single stage SOVA detectors provide low latency at the cost of significantly larger areas of silicon.
- Dual stage SOVA detectors reduce the area of silicon, but at a cost of increased latency.
- known solutions include large numbers of exclusive OR gates (XORs) or multiplexors.
- XORs exclusive OR gates
- the large numbers of gates or multiplexors uses a large area of silicon and introduces significant delay. There is a desire to reduce the area of silicon used and to reduce the delay due to the large number of XORs or multiplexors in a second stage SOVA detector.
- Embodiments of the present invention provide solutions to these and other problems, and offer other advantages over the prior art.
- the second stage SOVA detector comprises a dynamic state reordering block.
- the dynamic state reordering block has inputs that are couplable to receive absolute state domain data from a first stage SOVA detector.
- the second stage SOVA detector provides relative state domain data outputs and selection bit outputs.
- the second stage SOVA detector comprises pipeline registers.
- the pipeline registers receive the relative state domain data outputs and the selection bit outputs and provide pipelined outputs.
- the second stage SOVA detector comprises a reliability update-register exchange unit receiving the pipelined outputs and providing detected data bits and reliabilities.
- the detected data bits and the reliabilities form a signed numerical value
- the sign represents the data and the numerical value represents the reliability
- FIG. 1 is an isometric view of a disc drive.
- FIG. 2 illustrates a block diagram of a channel.
- FIG. 3 illustrates a first embodiment of a second stage SOVA detector.
- FIG. 4 illustrates a second embodiment of a second stage SOVA detector.
- FIG. 5 illustrates a third embodiment of a second stage SOVA detector.
- PMLP Precoded Data Bit Values PMLP Precoded MLP bits PMD path metric differences PR, PR1, PR2, . . . path registers REG pipeline register RMLPS relative state domain Maximum Likelihood Path State RMLCS relative state domain current Maximum Likelihood Path Competitor State RST0, 1, 2, . . . relative state reordering blocks RUU reliability update unit RXU register exchange unit SB1, SB2, . . . selection bit SCB selection correction bit SOVA soft output viterbi algorithm XOR exclusive “or” gate
- a second stage SOVA detector includes a dynamic state reordering block that receives absolute state domain data from a first stage SOVA detector.
- the second stage SOVA detector processes the absolute state domain data to provide relative state domain data and selection bit outputs.
- Pipeline registers receive the relative state domain data and the selection bit outputs and provide pipelined outputs.
- a reliability update-register exchange unit receives the pipelined outputs and provides detected data bits and reliabilities.
- the detected data bits and the reliabilities form a signed numerical value, and the sign represents the data and the numerical value represents the reliability.
- Known second stage SOVA detectors include large numbers of XORs or multiplexors.
- the large numbers of XORs and multiplexors use a large area of silicon and introduces significant delay.
- the use of embodiments of second stage SOVA detectors described below in FIGS. 3-5 reduces the area of silicon used and reduce the delay that would otherwise be present due to the large number of XORs or muliplexors in known designs.
- the channel detector or detector
- ECC error correcting code
- the detector converts an analog waveform to a digital waveform, and then converts the digital waveform into ones and zeros. The ones and zeros are transmitted to the ECC where any erroneous bytes or symbols are corrected, assuming that the number of symbols that the ECC has been designed to correct has not been exceeded.
- Some detectors provide the benefit of generating quality information during the process of detecting the data. This quality information can be used by the ECC in the controller or by following detection stages in case of Turbo (Soft Iterative) detector to improve the reliability of the decision.
- Soft-Output Viterbi Algorithm SOVA
- Soft-Output Soft-Decision
- Log-Likelihood Ratio LLR
- a single-stage design achieves lower latency at the cost of significantly larger area in silicon.
- a dual-stage design allows reduction of the area at the cost of increased latency.
- the performance of the second stage in a two stage SOVA detector is particularly difficult to improve.
- FIG. 1 is an isometric view of a disc drive 100 in which embodiments of the present invention are useful.
- Disc drive 100 includes a housing with a base 102 and a top cover (not shown).
- Disc drive 100 further includes a disc pack 106 , which is mounted on a spindle motor (not shown) by a disc clamp 108 .
- Disc pack 106 includes a plurality of individual discs, which are mounted for co-rotation in a direction indicated by arrow 107 about central axis 109 .
- Each disc surface has an associated disc head slider 110 which is mounted to disc drive 100 for communication with the disc surface.
- sliders 110 are supported by suspensions 112 which are in turn attached to track accessing arms 114 of an actuator 116 .
- the actuator shown in FIG. 1 is of the type known as a rotary moving coil actuator and includes a voice coil motor (VCM), shown generally at 118 .
- VCM voice coil motor
- Voice coil motor 118 rotates actuator 116 with its attached heads 110 about a pivot shaft 120 to position heads 110 over a desired data track along an arcuate path 122 between a disc inner diameter 124 and a disc outer diameter 126 .
- Voice coil motor 118 is driven by servo electronics 130 based on signals generated by heads 110 and a host computer (not shown). Data stored on disc drive 100 is encoded for writing on the disc pack 106 , and then subsequently read from the disc and decoded. The encoding and decoding processes are described in more detail below in connection with an example shown in FIG. 2 .
- FIG. 2 is a block diagram illustrating the architecture of a read/write channel 200 of a storage device such as the disc drive in FIG. 1 or other communication channel in which data is encoded before transmission through a communication medium, and decoded after communication through the communication medium.
- the communication medium comprises a read/write head and a storage medium.
- Source data 202 is received by a source encoder 204 .
- An output 206 of the source encoder 204 couples to an input of a turbo channel encoder 208 .
- An output 210 of the turbo channel encoder 208 couples to a transducer 212 .
- the transducer 212 comprises a write head.
- the transducer typically comprises a transmitter.
- An output 214 of the transducer 212 couples to a communication medium 216 .
- the communication medium 216 comprises a storage surface on a disc.
- the communication medium 216 comprises other types of transmission medium such as a cable, a transmission line or free space.
- the medium 216 communicates data along line 218 to a transducer 220 .
- the transducer 220 comprises a read head.
- the transducer 220 typically comprises a receiver.
- a channel detector 224 receives an output 222 from the transducer 220 .
- the channel detector 224 comprises a soft output viterbi algorithm (SOVA) detector 226 .
- SOVA detector 226 is a two stage SOVA detector and comprises a first stage 228 and a second stage 230 .
- An output 232 of the second stage 230 couples to a destination decoder 234 .
- the destination decoder 234 provides an output 236 of reproduced source data that typically couples to the host computer system.
- the various stages of coding and decoding performed in channel 200 help to ensure that the reproduced source data is an accurate reproduction of the source data 202 .
- Various embodiments of the second stage SOVA detector 230 are described in more detail below in connections with FIGS. 3-5 .
- FIG. 3 illustrates a first embodiment of a second stage SOVA detector 300 .
- a receiver such as a read head
- front end read signal processing circuitry 302 provide a processed read signal 304 to a SOVA detector 306 .
- the SOVA detector 306 comprises a first stage SOVA detector 307 and the second stage SOVA detector 300 .
- the first stage SOVA detector 307 provides first stage SOVA detection of the processed read signal 304 and provides outputs MLP, PMD and BD that together communicate absolute state domain data to the second stage SOVA detector 300 .
- the second stage SOVA detector 300 comprises a dynamic state reordering block (DSRB) 308 .
- the dynamic state reordering block 308 has inputs 310 , 312 , 314 that receive the absolute state domain data from the first stage 307 .
- the DSRB 308 generates relative state domain data outputs D 1 , D 2 , . . . D(S ⁇ 1) and selection bit outputs SB 1 , SB 2 , . . . SB(S ⁇ 1).
- Outputs SB 1 , . . . SB(S ⁇ 1) represent selection bits controlling exchange direction of the respective path registers PR (not illustrated in FIG. 3 ) in a reliability update-register exchange unit (RUU/RXU) 330 .
- REU/RXU reliability update-register exchange unit
- the second stage SOVA detector 300 comprises multiple pipeline registers REG.
- Each relative state domain data output D 1 , D 2 , . . . D(S ⁇ 1) couples to an input of one of the multiple pipeline registers REG.
- Each selection bit output SB 1 , SB 2 , SB(S ⁇ 1) couples to an input of one of the multiple pipeline registers REG.
- Each of the pipeline registers REG provides a pipelined output to the reliability update-register exchange unit (RUU/RXU) 330 .
- the reliability update-register exchange unit 330 receives the pipelined outputs and provides detected data bits 332 and reliabilities 334 .
- the detected data bits 332 and the reliabilities 334 couple to a destination decoder 336 .
- Output values of the SOVA detector 306 include the data bits 332 and reliabilities 334 , which are typically formatted as a signed multibit number.
- the sign of the number represents a bit decision and the absolute value of the multibit number represents the reliability of this decision.
- This bit-wise soft information is called a log-likelihood ratio (LLR).
- the bit decisions are bits of a maximum likelihood path (MLP) generated by the Viterbi algorithm.
- a decision on every bit of the MLP is a result of comparison of path metrics (PMD) of the MLP and the competitor to the MLP (MLC at the current time instance). Reliabilities of these bits are generated based on the differences between the path metrics data (PMD) and bit-wise differences (MLCD) between the MLP and MLC at every time instance.
- PMD path metrics
- MLCD bit-wise differences
- Generation of the MLP and computation of the PMD are done in a first stage SOVA detector. Since the MLP is not known in the first stage, the first stage saves PMD for each state.
- the second stage SOVA detector generates MLC for every bit in the MLP, selects the MLPMD—PMD corresponding to the current state of the MLP (MLPS) and completes the computation of the reliabilities by controlling a reliability update unit (RUU) with the MLPMD and MLCD.
- Generation of the MLC is done using the register exchange method due to the high data rate requirements.
- a register exchange unit 431 (RXU) for a trellis with S states and Path Memory of length L comprises S rows of one-bit path registers (PR), each dedicated to the particular state.
- PR has length of L and contains a current surviving path to the respective state at a current time instance.
- PR 0 contains the path to the state 0
- PR 1 contains the path to the state 1
- PR(S ⁇ 1) contains the path to the state (S ⁇ 1).
- the exchange of the PR's is controlled by the branch decisions (BD) saved by the first stage for every state for every time instance.
- the MLPS changes with time and thus the MLP can reside in any PR.
- the MLC always goes to the certain state (MLCS) with respect to the MLPS, but, since the MLP can occupy any row, the MLC can reside in any row too.
- the problem is to select the MLPMD among the PMD's generated by the first stage, select the MLP and the MLC, compute the MLCD and feed the MLPMD and the MLCD into the RUU.
- One possible solution would be to use XOR gates and multiplexors for each bit of every PR in the RXU to select MLP and MLC and compute the MLCD.
- This possible solution has the disadvantage that it takes L*S 2-input XOR gates and L S-input multiplexors which occupy significant area on the silicon especially as L and S grow.
- Another disadvantage of this possible solution is that these XOR gates and multiplexors introduce additional delay in the RUU.
- the dynamic state reordering Block (DSRB) 308 is used.
- the DSRB 308 converts information in the absolute state domain that is coming from the first stage into the relative state domain. Trellis states in the first stage are mapped according to the states of the partial response shift register (Absolute State Domain). The states in the Relative State Domain are mapped relative to the current value of the MLPS which itself is in the absolute state domain (AMLPS).
- the algorithm of the reordering maintains the values of the MLPS and MLCS in the relative state domain (RMLPS and RMLCS) constant even though AMLPS changes.
- the RUU/RXU 330 following the DSRB 308 works in the relative state domain and hence the MLP and the MLC always reside in the same known PR's : PR(AMLPS) and PR(AMLCS). This allows elimination of the multiplexors selecting the MLP and MLC for the RUU along the path.
- the DSRB 308 also computes bit differences between the MLP and all current survivors and feeds these differences instead of the survivors themselves into the RXU. This allows elimination of any XOR gates along the path.
- the DSRB 308 itself contains S S-input multiplexors and 2*S 2-input XOR gates. In other words, L S-input multiplexors and L*S 2-input XOR gates in the RXU are replaced by some additional gates in the DSRB 308 .
- the complexity of the DSRB is:
- Complexity of the DSRB 308 does not depend on the value of L. Since the value of L is usually greater than the value of S, the solution reduces the area of silicon that is used. Because the multiplexors and XOR gates are removed from timing-critical part in the design and additional gates are placed in the non-timing critical part (which can be easily pipelined) the proposed solution also improves the speed parameters of the design of the second stage of dual-stage SOVA decoder.
- the DSRB circuit 308 and the RUU/RXU 330 are described in more detail below by way of examples illustrated in FIG. 4 .
- FIG. 4 illustrates a second stage SOVA detector 400 that is generally similar to the second stage SOVA detector 300 illustrated in FIG. 3 .
- a first stage SOVA detector (not illustrated) communicates absolute state domain data along lines MLP, PMD, BD to the second stage SOVA detector 400 .
- the second stage SOVA detector 400 comprises a DSRB 408 .
- the DSRB 408 receives the absolute state domain data from the first stage SOVA detector.
- the DSRB 408 provides relative state domain data outputs D 1 , D 2 , . . . D(S ⁇ 1) and selection bit outputs SB 1 , SB 2 , . . . SB(S ⁇ 1).
- the second stage SOVA detector 400 comprises multiple pipeline registers REG that couple each relative state domain data output D 1 , D 2 , . . . , D(S ⁇ 1) and each selection bit output SB 1 , SB 2 , SB(S ⁇ 1) to an input of one of the multiple pipeline registers REG.
- Each of the pipeline register REG provides a pipelined output to a path register PR 1 , PR, . . . , PR (S ⁇ 1) in a register exchange unit 431 .
- the register exchange unit 431 is a part of the reliability update-register exchange unit 430 .
- the register exchange unit 431 receives the pipelined outputs and provides detected data bits 432 to a destination decoder (not illustrated).
- the reliability update-register exchange unit 430 also comprises a reliability update unit 440 that receives an output MLCD from the register exchange unit 431 and that provides reliabilities output 434 .
- the data bits 432 and the reliability output 434 are arranged as output word with a sign bit part representing data and a numeric part representing reliability.
- the MLP line from the first stage SOVA detector couples to an MLST block 442 .
- the MLST block 442 comprises a series of cascaded delay or shift register blocks 444 .
- the MLST block 442 generates an output SCB. Successive outputs along the series of cascaded shift register blocks 444 together form an output bus AMLPS 448 .
- the PMD bus from the first stage SOVA detector couples to a MLPMDSEL block 450 .
- the block 450 comprises a multiplexor 452 that receives the PMD bus and provides an output MLPMD that replicates a selected one of the lines in the PMD bus.
- the output MLPMD couples to an input of one of the pipeline registers REG, and the output of this pipeline register REG couples to an input of the RUU 440 .
- the multiplexor 452 receives the AMLPS output 448 as a multiplexor selection input.
- the BD bus 454 from the first stage SOVA detector couples to an RSTO block 456 .
- the RSTO block comprises a precoder 458 that receives the BD bus 454 and provides a PDB bus 460 .
- a multiplexor 462 in the RSTO block receives the PDB bus and provides an output PMLP 468 to one of the pipeline registers REG, and the output of the pipeline register REG couples to a PMLP block 464 in the register exchange unit 431 .
- the PDB bus 460 , the AMLPS bus 448 , the BD bus 454 , and the PMLP line 468 and the SCB output 446 all couple to reordering blocks RST 1 , RST 2 , . . . , RST (S ⁇ 1).
- the reordering block RST 1 generates data bits D 1 and selection bit output SB 1 .
- the reordering block RST 2 generates data bits D 2 and selection bit output SB 2 .
- the reordering block RST(S ⁇ 1) generates data bits D(S ⁇ 1) and selection bit output SB(S ⁇ 1).
- Each of the reordering blocks RST 1 , RST 2 , RST(S ⁇ 1) includes a corresponding block DSR 1 , DSR 2 , DSR(S ⁇ 1) that receives the AMLPS bus 448 .
- Each of the blocks DSR 1 , DSR 2 , DSR(S ⁇ 1) provides an output that is used as a select input to a data multiplexor (DAT) and a selection bit multiplexor (SEL) within each reordering block RST 1 , RST 2 , RST(S ⁇ 1).
- DAT data multiplexor
- SEL selection bit multiplexor
- Each of the blocks DSR 1 , DSR 2 , DSR(S ⁇ 1) preferably comprises an exclusive or (XOR) function.
- Each data multiplexor (DAT) receives the PDB bus 460 .
- Each selection bit multiplexor (SEL) receives the BD bus 454 .
- Each reordering block RST 1 , RST 2 , RST(S ⁇ 1) includes XOR gates that are indicated by a small circle with a plus sign.
- the output of each selection bit multiplexor (SEL) is XOR'ed to the SCB output 446 in the XOR gate to generate an output that is one of the selection bit outputs SB 1 , SB 2 , SB(S ⁇ 1).
- the output of each data multiplexor (DAT) is XOR'ed to the PMLP output 468 in an XOR gate to generate an output that is one of the selection bit outputs D 1 , D 2 , D(S ⁇ 1).
- the RXU block 431 comprises the block PMLP 464 , and path register blocks PR 1 , PR 2 , PR(S ⁇ 1). Each of the blocks PR 1 , PR 2 , PR(S ⁇ 1) receives correspondingly numbered pipelined outputs from the pipeline registers PR.
- the PR 1 block provides the output MLCD to the RUU 440 .
- the DSRB comprises the following subblocks:
- MLST subblock generating the AMLPS based on the MLP bits coming from the first stage. This MLST subblock also generates a Selection Correction Bit (SCB) necessary for the generation of the Selection Bits SB 1 , SB 2 , . . . , SB(S ⁇ 1) because of the pipelining.
- SCB Selection Correction Bit
- MLPMDSEL subblock selecting MLPMD based on the AMLPS from the PMD's coming from the first stage.
- RST 0 subblock of the Relative State 0 . Because the RMLPS value is “0” this subblock is different from the subblocks of other Relative States. This subblock contains a precoder and generates precoded data bits (PDB) for other subblocks based on the BD's coming from the first stage. This block also generates a precoded maximum likelihood path (PMLP) bits for the PR 0 of the RXU. Unlike other RST subblocks, the RST 0 does not generate the SB signal because the PR 0 is a simple shift register rather than an Exchange Register as other PR's are.
- PDB precoded data bits
- PMLP maximum likelihood path
- RST 1 , RST 2 , . . . , RST(S ⁇ 1) subblocks of the Relative States 1 . . . (S ⁇ 1). These subblocks generate data bits D 1 , D 2 , . . . , D(S ⁇ 1) for the PR 1 . . . PR(S ⁇ 1) of the RXU based on PDB and PMLP. These subblocks also generate Selection Bits SB 1 . . . SB(S ⁇ 1) based on the BD's and the SCB. The generation of both D and SB signals in these subblocks is controlled by the output of the Dynamic State Reordering subblocks DSR 1 . . . DSR(S ⁇ 1) which are unique for each of the RST subblocks. The DSR subblocks generate their output signals based on the value of AMLPS and the subblock number.
- Bits of the MLP come from the first stage SOVA detector into the MLST, and MLST generates the value of the AMLPS.
- the MLPMDSEL selects the MLPMD value from the PMD values based on the value of the AMLPS.
- RST 0 generates PDB values based on the BD values and selects the PMLP value from the PDB based on the AMLPS.
- the PMLP value is fed into the PR 0 of the RXU.
- the PR 0 also called PMPL 464
- the PR 0 is a simple shift register and it generates final bit values at its output. Subblocks DSR 1 , DSR 2 , . . .
- DSR(S ⁇ 1) generate their unique mapping values based on the value of the AMLPS and drive DAT and SEL multiplexors in their respective subblocks.
- Outputs of the DAT multiplexors are XOR'ed with the PMLP value to generate the difference values that will be directly used in the RUU 440 .
- These difference values are fed to the data inputs of the respective path registers (PR) in the RXU 431 through the outputs D 1 . . . D(S ⁇ 1) of the DSRB and pipeline registers REG.
- Outputs of the SEL multiplexors are XOR'ed with the SCB value to compensate for the pipelining delay. These values are fed to the select inputs of the respective PR's in the RXU through the outputs SB 1 . . . SB(S ⁇ 1) of the DSRB and pipeline registers.
- the value of the RMLPS is a ‘0’ and the value of the RMLCS is a ‘1’, and a difference is stored in the RXU.
- the circuitry in the RXU block 431 in FIG. 4 is described in more detail by way of an example illustrated in FIG. 5 .
- FIG. 5 illustrates a second stage SOVA detector 500 .
- a first stage SOVA detector ( 502 ) communicates absolute state domain data along lines MLP, PMD, BD to the second stage SOVA detector 500 .
- Reference numbers, bus names and output names in FIG. 5 that are the same as similar features in FIGS. 3-4 identify the same or similar features in FIGS. 5 .
- RMLPS can have any value
- the precoder can be taken out of the second stage and put into the first stage.
- the PR(RMLCS) in the RXU will have to have two rows of registers to keep competitors for both current and previous clock cycles.
- the MLCD will have two bits for each bit of the PMLP.
- the MLPMD fed to the RUU will also have to contain the MLPMD's for the current and previous clock cycles. The selection of the limiting value inside the RUU will have to be done based on the two bits of the MLCD and on the two values of the MLPMD for each bit of the PMLP.
Abstract
Description
- Cross-reference is hereby made to U.S. Application Number ______ entitled “Low Complexity Pseudo-Random Interleaver”(Attorney Docket Number S01.12-1080/STL12595) and to U.S. Application Number ______ entitled “Iterative Detector with ECC in Channel Domain” (Attorney Docket Number S01.12-1078/STL12265), which were filed on even date herewith.
- The present invention relates generally to communication channels, and more particularly but not by limitation to read/write channels in data storage devices.
- Data communication channels generally include encoding of data before it passes through a communication medium, and decoding of data after it has passed through a communication medium. Data encoding and decoding are used, for example, in data storage devices for encoding data that is written on a storage medium and decoding data that is read from a storage medium. Encoding is applied in order to convert the data into a form that is compatible with the characteristics of communication medium, and can include processes such as channel detection, adding error correction codes, interleaving, turbo encoding, bandwidth limiting, amplification and many other known encoding processes. Decoding processes are generally inverse functions of the encoding processes. Encoding and decoding increases the reliability of the reproduced data.
- Turbo decoding using a soft output viterbi algorithm (SOVA) is known. SOVA detectors can include one or two decoding stages and help to optimize the cost of implementation. Single stage SOVA detectors provide low latency at the cost of significantly larger areas of silicon. Dual stage SOVA detectors reduce the area of silicon, but at a cost of increased latency. In the second stage of a two stage SOVA detector, known solutions include large numbers of exclusive OR gates (XORs) or multiplexors. The large numbers of gates or multiplexors uses a large area of silicon and introduces significant delay. There is a desire to reduce the area of silicon used and to reduce the delay due to the large number of XORs or multiplexors in a second stage SOVA detector.
- Embodiments of the present invention provide solutions to these and other problems, and offer other advantages over the prior art.
- Disclosed is a second stage SOVA detector. The second stage SOVA detector comprises a dynamic state reordering block. The dynamic state reordering block has inputs that are couplable to receive absolute state domain data from a first stage SOVA detector. The second stage SOVA detector provides relative state domain data outputs and selection bit outputs.
- The second stage SOVA detector comprises pipeline registers. The pipeline registers receive the relative state domain data outputs and the selection bit outputs and provide pipelined outputs.
- The second stage SOVA detector comprises a reliability update-register exchange unit receiving the pipelined outputs and providing detected data bits and reliabilities.
- In a preferred embodiment, the detected data bits and the reliabilities form a signed numerical value, and the sign represents the data and the numerical value represents the reliability.
- Other features and benefits that characterize embodiments of the present invention will be apparent upon reading the following detailed description and review of the associated drawings.
-
FIG. 1 is an isometric view of a disc drive. -
FIG. 2 illustrates a block diagram of a channel. -
FIG. 3 illustrates a first embodiment of a second stage SOVA detector. -
FIG. 4 illustrates a second embodiment of a second stage SOVA detector. -
FIG. 5 illustrates a third embodiment of a second stage SOVA detector. - Throughout the detailed description, acronyms are used that are defined in Table 1, unless the context indicates otherwise:
TABLE 1 AMLPS Current state of the Maximum Likelihood Path in the absolute state domain AMLCS Current state of the Competitor to the Maximum Likelihood Path in the absolute state domain BD branch decision DSRB, DSR1, DSR2 . . . dynamic state reordering block ECC error correction code LLR log likelihood ratio MLC maximum likelihood path competitor MLCD bitwise difference between the Maximum Likelihood Path and the MLC MLCS Current state of the MLC MLP maximum likelihood path MLPMD difference of the path metrics of the MLP and MLC MLPMDSEL subblock selecting MLPMD based on AMLPS from the PMD's coming from the first stage MLPS Current state of the MLP MLST subblock generating the AMLPS based on the MLP bits coming from the first stage. This subblock also generates a Selection Correction Bit (SCB) necessary for the generation of the Selection Bits SB1 . . . SB(S-1) because of the pipelining. PDB Precoded Data Bit Values PMLP Precoded MLP bits PMD path metric differences PR, PR1, PR2, . . . path registers REG pipeline register RMLPS relative state domain Maximum Likelihood Path State RMLCS relative state domain current Maximum Likelihood Path Competitor State RST0, 1, 2, . . . relative state reordering blocks RUU reliability update unit RXU register exchange unit SB1, SB2, . . . selection bit SCB selection correction bit SOVA soft output viterbi algorithm XOR exclusive “or” gate - In the embodiments described below, a second stage SOVA detector includes a dynamic state reordering block that receives absolute state domain data from a first stage SOVA detector. The second stage SOVA detector processes the absolute state domain data to provide relative state domain data and selection bit outputs. Pipeline registers receive the relative state domain data and the selection bit outputs and provide pipelined outputs. A reliability update-register exchange unit receives the pipelined outputs and provides detected data bits and reliabilities. In a preferred embodiment, the detected data bits and the reliabilities form a signed numerical value, and the sign represents the data and the numerical value represents the reliability.
- Known second stage SOVA detectors include large numbers of XORs or multiplexors. The large numbers of XORs and multiplexors use a large area of silicon and introduces significant delay. The use of embodiments of second stage SOVA detectors described below in
FIGS. 3-5 reduces the area of silicon used and reduce the delay that would otherwise be present due to the large number of XORs or muliplexors in known designs. - In storage (or other communications) channels, data needs to be stored (or transmitted) reliably. In most systems two major components insure the reliability of data: the channel detector (or detector) and the error correcting code (ECC). The detector converts an analog waveform to a digital waveform, and then converts the digital waveform into ones and zeros. The ones and zeros are transmitted to the ECC where any erroneous bytes or symbols are corrected, assuming that the number of symbols that the ECC has been designed to correct has not been exceeded. Some detectors provide the benefit of generating quality information during the process of detecting the data. This quality information can be used by the ECC in the controller or by following detection stages in case of Turbo (Soft Iterative) detector to improve the reliability of the decision.
- One example of such a detector is the Soft-Output Viterbi Algorithm (SOVA). “Soft-Output,” “Soft-Decision,” and “Log-Likelihood Ratio (LLR)” are all synonyms for “reliability data” in the context of the following description. There are two main approaches to the design of such SOVA detectors: single-stage and dual-stage. A single-stage design achieves lower latency at the cost of significantly larger area in silicon. A dual-stage design allows reduction of the area at the cost of increased latency. The performance of the second stage in a two stage SOVA detector is particularly difficult to improve.
-
FIG. 1 is an isometric view of adisc drive 100 in which embodiments of the present invention are useful.Disc drive 100 includes a housing with abase 102 and a top cover (not shown).Disc drive 100 further includes adisc pack 106, which is mounted on a spindle motor (not shown) by adisc clamp 108.Disc pack 106 includes a plurality of individual discs, which are mounted for co-rotation in a direction indicated byarrow 107 aboutcentral axis 109. Each disc surface has an associateddisc head slider 110 which is mounted todisc drive 100 for communication with the disc surface. In the example shown inFIG. 1 ,sliders 110 are supported bysuspensions 112 which are in turn attached to track accessingarms 114 of anactuator 116. The actuator shown inFIG. 1 is of the type known as a rotary moving coil actuator and includes a voice coil motor (VCM), shown generally at 118. -
Voice coil motor 118 rotates actuator 116 with its attachedheads 110 about apivot shaft 120 to position heads 110 over a desired data track along anarcuate path 122 between a discinner diameter 124 and a discouter diameter 126.Voice coil motor 118 is driven byservo electronics 130 based on signals generated byheads 110 and a host computer (not shown). Data stored ondisc drive 100 is encoded for writing on thedisc pack 106, and then subsequently read from the disc and decoded. The encoding and decoding processes are described in more detail below in connection with an example shown inFIG. 2 . -
FIG. 2 is a block diagram illustrating the architecture of a read/write channel 200 of a storage device such as the disc drive inFIG. 1 or other communication channel in which data is encoded before transmission through a communication medium, and decoded after communication through the communication medium. In the example of the disc drive, the communication medium comprises a read/write head and a storage medium. -
Source data 202, typically provided by a host computer system (not illustrated) is received by asource encoder 204. Anoutput 206 of the source encoder 204 couples to an input of aturbo channel encoder 208. Anoutput 210 of theturbo channel encoder 208 couples to atransducer 212. In the case of a disc drive, thetransducer 212 comprises a write head. In communication channels other than a disc drive, the transducer typically comprises a transmitter. Anoutput 214 of thetransducer 212 couples to acommunication medium 216. In the case of a disc drive, thecommunication medium 216 comprises a storage surface on a disc. In communication channels other than a disc drive, thecommunication medium 216 comprises other types of transmission medium such as a cable, a transmission line or free space. - The medium 216 communicates data along
line 218 to atransducer 220. In the case of a disc drive, thetransducer 220 comprises a read head. In the case of other communication channels, thetransducer 220 typically comprises a receiver. - A
channel detector 224 receives anoutput 222 from thetransducer 220. Thechannel detector 224 comprises a soft output viterbi algorithm (SOVA)detector 226. TheSOVA detector 226 is a two stage SOVA detector and comprises afirst stage 228 and asecond stage 230. Anoutput 232 of thesecond stage 230 couples to adestination decoder 234. Thedestination decoder 234 provides anoutput 236 of reproduced source data that typically couples to the host computer system. The various stages of coding and decoding performed inchannel 200 help to ensure that the reproduced source data is an accurate reproduction of thesource data 202. Various embodiments of the secondstage SOVA detector 230 are described in more detail below in connections withFIGS. 3-5 . -
FIG. 3 illustrates a first embodiment of a secondstage SOVA detector 300. A receiver (such as a read head) and front end readsignal processing circuitry 302 provide a processedread signal 304 to aSOVA detector 306. TheSOVA detector 306 comprises a firststage SOVA detector 307 and the secondstage SOVA detector 300. The firststage SOVA detector 307 provides first stage SOVA detection of the processedread signal 304 and provides outputs MLP, PMD and BD that together communicate absolute state domain data to the secondstage SOVA detector 300. - The second
stage SOVA detector 300 comprises a dynamic state reordering block (DSRB) 308. The dynamicstate reordering block 308 hasinputs first stage 307. TheDSRB 308 generates relative state domain data outputs D1, D2, . . . D(S−1) and selection bit outputs SB1, SB2, . . . SB(S−1). Outputs SB1, . . . SB(S−1) represent selection bits controlling exchange direction of the respective path registers PR (not illustrated inFIG. 3 ) in a reliability update-register exchange unit (RUU/RXU) 330. - The second
stage SOVA detector 300 comprises multiple pipeline registers REG. Each relative state domain data output D1, D2, . . . D(S−1) couples to an input of one of the multiple pipeline registers REG. Each selectionbit output SB 1, SB2, SB(S−1) couples to an input of one of the multiple pipeline registers REG. Each of the pipeline registers REG provides a pipelined output to the reliability update-register exchange unit (RUU/RXU) 330. The reliability update-register exchange unit 330 receives the pipelined outputs and provides detecteddata bits 332 andreliabilities 334. The detecteddata bits 332 and thereliabilities 334 couple to adestination decoder 336. - Output values of the
SOVA detector 306 include thedata bits 332 andreliabilities 334, which are typically formatted as a signed multibit number. The sign of the number represents a bit decision and the absolute value of the multibit number represents the reliability of this decision. This bit-wise soft information is called a log-likelihood ratio (LLR). The bit decisions are bits of a maximum likelihood path (MLP) generated by the Viterbi algorithm. A decision on every bit of the MLP is a result of comparison of path metrics (PMD) of the MLP and the competitor to the MLP (MLC at the current time instance). Reliabilities of these bits are generated based on the differences between the path metrics data (PMD) and bit-wise differences (MLCD) between the MLP and MLC at every time instance. - Generation of the MLP and computation of the PMD are done in a first stage SOVA detector. Since the MLP is not known in the first stage, the first stage saves PMD for each state. The second stage SOVA detector generates MLC for every bit in the MLP, selects the MLPMD—PMD corresponding to the current state of the MLP (MLPS) and completes the computation of the reliabilities by controlling a reliability update unit (RUU) with the MLPMD and MLCD. Generation of the MLC is done using the register exchange method due to the high data rate requirements.
- As illustrated in more detail below in connection with
FIG. 4 , a register exchange unit 431 (RXU) for a trellis with S states and Path Memory of length L comprises S rows of one-bit path registers (PR), each dedicated to the particular state. Each PR has length of L and contains a current surviving path to the respective state at a current time instance. PR0 contains the path to the state 0, PR1 contains the path to thestate 1, . . . , PR(S−1) contains the path to the state (S−1). The exchange of the PR's is controlled by the branch decisions (BD) saved by the first stage for every state for every time instance. The MLPS changes with time and thus the MLP can reside in any PR. The MLC always goes to the certain state (MLCS) with respect to the MLPS, but, since the MLP can occupy any row, the MLC can reside in any row too. The problem is to select the MLPMD among the PMD's generated by the first stage, select the MLP and the MLC, compute the MLCD and feed the MLPMD and the MLCD into the RUU. - One possible solution would be to use XOR gates and multiplexors for each bit of every PR in the RXU to select MLP and MLC and compute the MLCD. This possible solution has the disadvantage that it takes L*S 2-input XOR gates and L S-input multiplexors which occupy significant area on the silicon especially as L and S grow. Another disadvantage of this possible solution is that these XOR gates and multiplexors introduce additional delay in the RUU.
- To overcome these disadvantages, the dynamic state reordering Block (DSRB) 308 is used. The
DSRB 308 converts information in the absolute state domain that is coming from the first stage into the relative state domain. Trellis states in the first stage are mapped according to the states of the partial response shift register (Absolute State Domain). The states in the Relative State Domain are mapped relative to the current value of the MLPS which itself is in the absolute state domain (AMLPS). The algorithm of the reordering maintains the values of the MLPS and MLCS in the relative state domain (RMLPS and RMLCS) constant even though AMLPS changes. The RUU/RXU 330 following theDSRB 308 works in the relative state domain and hence the MLP and the MLC always reside in the same known PR's : PR(AMLPS) and PR(AMLCS). This allows elimination of the multiplexors selecting the MLP and MLC for the RUU along the path. TheDSRB 308 also computes bit differences between the MLP and all current survivors and feeds these differences instead of the survivors themselves into the RXU. This allows elimination of any XOR gates along the path. - The fact that the MLP resides in the PR(RMLPS) all the time allows simplification of the RXU by turning the PR(RMLPS) into the simple shift register saving additional L multiplexors in the RXU.
- The
DSRB 308 itself contains S S-input multiplexors and 2*S 2-input XOR gates. In other words, L S-input multiplexors and L*S 2-input XOR gates in the RXU are replaced by some additional gates in theDSRB 308. The complexity of the DSRB is: - 1. S S-input multiplexors and S*(log 2(S)+1) XOR gates in case of no precoder.
- 2. 2*S S-input multiplexors and S*(log 2(S)+2) XOR gates in case of precoder. The precoder is not counted in the additional gates because it is brought in from the first stage of the decoder.
- Complexity of the
DSRB 308 does not depend on the value of L. Since the value of L is usually greater than the value of S, the solution reduces the area of silicon that is used. Because the multiplexors and XOR gates are removed from timing-critical part in the design and additional gates are placed in the non-timing critical part (which can be easily pipelined) the proposed solution also improves the speed parameters of the design of the second stage of dual-stage SOVA decoder. - The
DSRB circuit 308 and the RUU/RXU 330 are described in more detail below by way of examples illustrated inFIG. 4 . -
FIG. 4 illustrates a secondstage SOVA detector 400 that is generally similar to the secondstage SOVA detector 300 illustrated inFIG. 3 . A first stage SOVA detector (not illustrated) communicates absolute state domain data along lines MLP, PMD, BD to the secondstage SOVA detector 400. - The second
stage SOVA detector 400 comprises aDSRB 408. TheDSRB 408 receives the absolute state domain data from the first stage SOVA detector. TheDSRB 408 provides relative state domain data outputs D1, D2, . . . D(S−1) and selection bit outputs SB1, SB2, . . . SB(S−1). The secondstage SOVA detector 400 comprises multiple pipeline registers REG that couple each relative state domain data output D1, D2, . . . , D(S−1) and each selection bit output SB1, SB2, SB(S−1) to an input of one of the multiple pipeline registers REG. Each of the pipeline register REG provides a pipelined output to a path register PR1, PR, . . . , PR (S−1) in aregister exchange unit 431. - The
register exchange unit 431 is a part of the reliability update-register exchange unit 430. Theregister exchange unit 431 receives the pipelined outputs and provides detecteddata bits 432 to a destination decoder (not illustrated). The reliability update-register exchange unit 430 also comprises areliability update unit 440 that receives an output MLCD from theregister exchange unit 431 and that providesreliabilities output 434. In a preferred arrangement, thedata bits 432 and thereliability output 434 are arranged as output word with a sign bit part representing data and a numeric part representing reliability. - The MLP line from the first stage SOVA detector couples to an
MLST block 442. TheMLST block 442 comprises a series of cascaded delay or shift register blocks 444. TheMLST block 442 generates an output SCB. Successive outputs along the series of cascaded shift register blocks 444 together form anoutput bus AMLPS 448. - The PMD bus from the first stage SOVA detector couples to a
MLPMDSEL block 450. Theblock 450 comprises amultiplexor 452 that receives the PMD bus and provides an output MLPMD that replicates a selected one of the lines in the PMD bus. The output MLPMD couples to an input of one of the pipeline registers REG, and the output of this pipeline register REG couples to an input of theRUU 440. Themultiplexor 452 receives theAMLPS output 448 as a multiplexor selection input. - The
BD bus 454 from the first stage SOVA detector couples to anRSTO block 456. The RSTO block comprises aprecoder 458 that receives theBD bus 454 and provides aPDB bus 460. Amultiplexor 462 in the RSTO block receives the PDB bus and provides anoutput PMLP 468 to one of the pipeline registers REG, and the output of the pipeline register REG couples to aPMLP block 464 in theregister exchange unit 431. - The
PDB bus 460, theAMLPS bus 448, theBD bus 454, and thePMLP line 468 and theSCB output 446 all couple to reordering blocks RST1, RST2, . . . , RST (S−1). The reordering block RST1 generates data bits D1 and selection bit output SB1. The reordering block RST2 generates data bits D2 and selection bit output SB2. The reordering block RST(S−1) generates data bits D(S−1) and selection bit output SB(S−1). - Each of the reordering blocks RST1, RST2, RST(S−1) includes a corresponding block DSR1, DSR2, DSR(S−1) that receives the
AMLPS bus 448. Each of the blocks DSR1, DSR2, DSR(S−1) provides an output that is used as a select input to a data multiplexor (DAT) and a selection bit multiplexor (SEL) within each reordering block RST1, RST2, RST(S−1). Each of the blocks DSR1, DSR2, DSR(S−1) preferably comprises an exclusive or (XOR) function. This function outputs XOR value of the AMLPS and the subblock number:AMLPS XOR 1 in DSR1,AMLPS XOR 2 in DSR2, etc. Each data multiplexor (DAT) receives thePDB bus 460. Each selection bit multiplexor (SEL) receives theBD bus 454. Each reordering block RST1, RST2, RST(S−1) includes XOR gates that are indicated by a small circle with a plus sign. The output of each selection bit multiplexor (SEL) is XOR'ed to theSCB output 446 in the XOR gate to generate an output that is one of the selection bit outputs SB1, SB2, SB(S−1). The output of each data multiplexor (DAT) is XOR'ed to thePMLP output 468 in an XOR gate to generate an output that is one of the selection bit outputs D1, D2, D(S−1). - The
RXU block 431 comprises theblock PMLP 464, and path register blocks PR1, PR2, PR(S−1). Each of the blocks PR1, PR2, PR(S−1) receives correspondingly numbered pipelined outputs from the pipeline registers PR. The PR1 block provides the output MLCD to theRUU 440. - In the example shown in
FIG. 4 , the value of the RMLPS is always a “0” and the value of the RMLCS is always a “1 ”, The DSRB comprises the following subblocks: - 1. MLST—subblock generating the AMLPS based on the MLP bits coming from the first stage. This MLST subblock also generates a Selection Correction Bit (SCB) necessary for the generation of the Selection Bits SB1, SB2, . . . , SB(S−1) because of the pipelining.
- 2. MLPMDSEL—subblock selecting MLPMD based on the AMLPS from the PMD's coming from the first stage.
- 3. RST0—subblock of the Relative State 0. Because the RMLPS value is “0” this subblock is different from the subblocks of other Relative States. This subblock contains a precoder and generates precoded data bits (PDB) for other subblocks based on the BD's coming from the first stage. This block also generates a precoded maximum likelihood path (PMLP) bits for the PR0 of the RXU. Unlike other RST subblocks, the RST0 does not generate the SB signal because the PR0 is a simple shift register rather than an Exchange Register as other PR's are.
- 4. RST1, RST2, . . . , RST(S−1)—subblocks of the
Relative States 1 . . . (S−1). These subblocks generate data bits D1, D2, . . . , D(S−1) for the PR1 . . . PR(S−1) of the RXU based on PDB and PMLP. These subblocks also generate Selection Bits SB1 . . . SB(S−1) based on the BD's and the SCB. The generation of both D and SB signals in these subblocks is controlled by the output of the Dynamic State Reordering subblocks DSR1 . . . DSR(S−1) which are unique for each of the RST subblocks. The DSR subblocks generate their output signals based on the value of AMLPS and the subblock number. - Bits of the MLP come from the first stage SOVA detector into the MLST, and MLST generates the value of the AMLPS. The MLPMDSEL selects the MLPMD value from the PMD values based on the value of the AMLPS. RST0 generates PDB values based on the BD values and selects the PMLP value from the PDB based on the AMLPS. The PMLP value is fed into the PR0 of the RXU. As described above, the PR0 (also called PMPL 464) is a simple shift register and it generates final bit values at its output. Subblocks DSR1, DSR2, . . . DSR(S−1) generate their unique mapping values based on the value of the AMLPS and drive DAT and SEL multiplexors in their respective subblocks. Outputs of the DAT multiplexors are XOR'ed with the PMLP value to generate the difference values that will be directly used in the
RUU 440. These difference values are fed to the data inputs of the respective path registers (PR) in theRXU 431 through the outputs D1 . . . D(S−1) of the DSRB and pipeline registers REG. Outputs of the SEL multiplexors are XOR'ed with the SCB value to compensate for the pipelining delay. These values are fed to the select inputs of the respective PR's in the RXU through the outputs SB1 . . . SB(S−1) of the DSRB and pipeline registers. - According to the mapping rule encoded in the subblocks DSR1 . . . DSR(S−1) the value of the RMLPS is a ‘0’ and the value of the RMLCS is a ‘1’, and a difference is stored in the RXU. These two facts mean that the contents of the PR1 are exactly the MLCD so the PR1 is directly fed into the RUU without any additional multiplexors together with the MLPMD. The output of the RUU block represents the required reliabilities of the bit values coming out of the RXU.
- The circuitry in the
RXU block 431 inFIG. 4 is described in more detail by way of an example illustrated inFIG. 5 . -
FIG. 5 illustrates a secondstage SOVA detector 500. A first stage SOVA detector (502) communicates absolute state domain data along lines MLP, PMD, BD to the secondstage SOVA detector 500. For brevity, Reference numbers, bus names and output names inFIG. 5 that are the same as similar features inFIGS. 3-4 identify the same or similar features inFIGS. 5 . - It is understood that the approach illustrated in the examples in
FIGS. 3-5 can be used in other configurations, such as trellises with more than two branches entering a node (Rate×4 or RATE ½), RMLPS can have any value, and the precoder can be taken out of the second stage and put into the first stage. In circuits doing two branches in one clock cycle (Rate×4 or RATE ½), the PR(RMLCS) in the RXU will have to have two rows of registers to keep competitors for both current and previous clock cycles. The MLCD will have two bits for each bit of the PMLP. The MLPMD fed to the RUU will also have to contain the MLPMD's for the current and previous clock cycles. The selection of the limiting value inside the RUU will have to be done based on the two bits of the MLCD and on the two values of the MLPMD for each bit of the PMLP. - It is to be understood that even though numerous characteristics and advantages of various embodiments of the invention have been set forth in the foregoing description, together with details of the structure and function of various embodiments of the invention, this disclosure is illustrative only, and changes may be made in detail, especially in matters of structure and arrangement of parts within the principles of the present invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed. For example, the particular elements may vary depending on the particular application for the communication channel while maintaining substantially the same functionality without departing from the scope and spirit of the present invention. In addition, although the preferred embodiment described herein is directed to a read/write channel for a data storage device, it will be appreciated by those skilled in the art that the teachings of the present invention can be applied to other communication channels, without departing from the scope and spirit of the present invention.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/131,797 US7360147B2 (en) | 2005-05-18 | 2005-05-18 | Second stage SOVA detector |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/131,797 US7360147B2 (en) | 2005-05-18 | 2005-05-18 | Second stage SOVA detector |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060282753A1 true US20060282753A1 (en) | 2006-12-14 |
US7360147B2 US7360147B2 (en) | 2008-04-15 |
Family
ID=37525471
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/131,797 Expired - Fee Related US7360147B2 (en) | 2005-05-18 | 2005-05-18 | Second stage SOVA detector |
Country Status (1)
Country | Link |
---|---|
US (1) | US7360147B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090132894A1 (en) * | 2007-11-19 | 2009-05-21 | Seagate Technology Llc | Soft Output Bit Threshold Error Correction |
US20090231745A1 (en) * | 2008-03-14 | 2009-09-17 | Seagate Technology Llc | Programmable soft-output viterbi algorithm system and method |
US8127216B2 (en) | 2007-11-19 | 2012-02-28 | Seagate Technology Llc | Reduced state soft output processing |
US20140181625A1 (en) * | 2012-12-20 | 2014-06-26 | Lsi Corporation | Read channel data signal detection with reduced-state trellis |
US8947991B2 (en) * | 2011-06-17 | 2015-02-03 | Hitachi Consumer Electronics Co., Ltd. | Optical information reproducing apparatus and optical information reproducing method |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110090779A1 (en) * | 2009-10-16 | 2011-04-21 | Mediatek Inc. | Apparatus for generating viterbi-processed data |
US20110090773A1 (en) * | 2009-10-16 | 2011-04-21 | Chih-Ching Yu | Apparatus for generating viterbi-processed data using an input signal obtained from reading an optical disc |
US20110167323A1 (en) * | 2010-01-07 | 2011-07-07 | Mediatek Inc. | Error-Correcting Apparatus and Method Thereof |
US8432780B1 (en) | 2012-05-10 | 2013-04-30 | Mediatek Inc. | Viterbi decoding apparatus using level information generator supporting different hardware configurations to generate level information to Viterbi decoder and related method thereof |
US8885779B2 (en) | 2013-03-14 | 2014-11-11 | Seagate Technology Llc | Channel detector implementation with postcoder |
US8947812B1 (en) | 2014-03-27 | 2015-02-03 | Western Digital Technologies, Inc. | Data storage device comprising equalizer filter and inter-track interference filter |
US9183877B1 (en) | 2015-03-20 | 2015-11-10 | Western Digital Technologies, Inc. | Data storage device comprising two-dimensional data dependent noise whitening filters for two-dimensional recording |
Citations (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5659580A (en) * | 1994-11-29 | 1997-08-19 | Lucent Technologies Inc. | Data interleaver for use with mobile communication systems and having a contiguous counter and an address twister |
US5721745A (en) * | 1996-04-19 | 1998-02-24 | General Electric Company | Parallel concatenated tail-biting convolutional code and decoder therefor |
US5825832A (en) * | 1995-02-17 | 1998-10-20 | Cselt- Centro Studi E Laboretori Telecomunicazioni S.P.A. | Method and device for the reception of signals affected by inter-symbol interface |
US5881308A (en) * | 1991-06-13 | 1999-03-09 | International Business Machines Corporation | Computer organization for multiple and out-of-order execution of condition code testing and setting instructions out-of-order |
US5983385A (en) * | 1997-08-14 | 1999-11-09 | Ericsson Inc. | Communications systems and methods employing parallel coding without interleaving |
US6023783A (en) * | 1996-05-15 | 2000-02-08 | California Institute Of Technology | Hybrid concatenated codes and iterative decoding |
US6035427A (en) * | 1996-07-01 | 2000-03-07 | Daewoo Electronics Co., Ltd. | Convolutional interleaver and method for generating memory address therefor |
US6192503B1 (en) * | 1997-08-14 | 2001-02-20 | Ericsson Inc. | Communications system and methods employing selective recursive decording |
US6289486B1 (en) * | 1997-07-30 | 2001-09-11 | Samsung Electronics Co., Ltd. | Adaptive channel encoding method and device |
US6304985B1 (en) * | 1998-09-22 | 2001-10-16 | Qualcomm Incorporated | Coding system having state machine based interleaver |
US20020021516A1 (en) * | 2000-06-30 | 2002-02-21 | Burns Kenneth R. | Configuration of channel-to-controller interface in a disc drive |
US6353900B1 (en) * | 1998-09-22 | 2002-03-05 | Qualcomm Incorporated | Coding system having state machine based interleaver |
US20020046371A1 (en) * | 1998-12-04 | 2002-04-18 | Halter Steven J. | Random-access multi-directional CDMA2000 turbo code interleaver |
US6445755B1 (en) * | 1999-09-14 | 2002-09-03 | Samsung Electronics Co, Ltd. | Two-step soft output viterbi algorithm decoder using modified trace back |
US20020154430A1 (en) * | 2000-04-05 | 2002-10-24 | Rae James W. | Read/write channel |
US20020154620A1 (en) * | 2001-02-23 | 2002-10-24 | Yehuda Azenkot | Head end receiver for digital data delivery systems using mixed mode SCDMA and TDMA multiplexing |
US20020168033A1 (en) * | 2000-02-15 | 2002-11-14 | Hiroshi Suzuki | Turbo decoder |
US20030076873A1 (en) * | 2001-10-10 | 2003-04-24 | Christian Wengerter | Interleaver decorrelation in data transmitting and receiving devices |
US20030097621A1 (en) * | 2001-11-12 | 2003-05-22 | Weizhuang Xin | Efficient address generation for interleaver and de-interleaver |
US6581182B1 (en) * | 2000-05-15 | 2003-06-17 | Agere Systems Inc. | Iterative decoding with post-processing of detected encoded data |
US20030126551A1 (en) * | 1999-12-20 | 2003-07-03 | Ramesh Mantha | Hybrid automatic repeat request system and method |
US20030193966A1 (en) * | 2002-04-11 | 2003-10-16 | Mills Diane G. | Method and apparatus for improved turbo multiuser detector |
US6668026B1 (en) * | 1999-05-28 | 2003-12-23 | Sony Corporation | Decoding method and apparatus |
US6675348B1 (en) * | 1999-08-13 | 2004-01-06 | Hughes Electronics Corporation | Turbo-like forward error correction encoder and decoder with improved weight spectrum and reduced degradation in the waterfall performance region |
US6708308B2 (en) * | 2001-01-10 | 2004-03-16 | International Business Machines Corporation | Soft output viterbi algorithm (SOVA) with error filters |
US6760390B1 (en) * | 2000-10-25 | 2004-07-06 | Motorola, Inc. | Log-map metric calculation using the avg* kernel |
US6802037B2 (en) * | 2001-09-14 | 2004-10-05 | Electronics And Telecommunications Research Institute | Iterative decoding method for block turbo codes of greater than three dimensions |
US20040255217A1 (en) * | 2003-05-29 | 2004-12-16 | Garrett David C. | Low power operation of an address interleaver |
US20040264561A1 (en) * | 2002-05-02 | 2004-12-30 | Cohda Wireless Pty Ltd | Filter structure for iterative signal processing |
US6845482B2 (en) * | 2001-02-28 | 2005-01-18 | Qualcomm Incorporated | Interleaver for turbo decoder |
US20050022090A1 (en) * | 2000-09-12 | 2005-01-27 | Broadcom Corporation | Parallel concatenated code with soft-in soft-out interactive turbo decoder |
US20050034046A1 (en) * | 2002-02-18 | 2005-02-10 | Infineon Technologies Ag | Combined interleaver and deinterleaver, and turbo decoder comprising a combined interleaver and deinterleaver |
US7010051B2 (en) * | 2000-03-24 | 2006-03-07 | Sony Corporation | Coding apparatus, coding method and recording medium having coded program recorded therein, and decoding apparatus, decoding method and recording medium having decoded program recorded therein |
US20060107176A1 (en) * | 2004-11-04 | 2006-05-18 | Hongwei Song | Concatenated iterative and algebraic coding |
US7051270B2 (en) * | 2000-08-18 | 2006-05-23 | Sony Corporation | Decoder an decoding method |
US7191377B2 (en) * | 2002-09-05 | 2007-03-13 | Stmicroelectronics N.V. | Combined turbo-code/convolutional code decoder, in particular for mobile radio systems |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6178530B1 (en) | 1998-04-24 | 2001-01-23 | Lucent Technologies Inc. | Addressing scheme for convolutional interleaver/de-interleaver |
US7313192B2 (en) | 2001-05-31 | 2007-12-25 | Nxp B.V. | Method and apparatus for a complementary encoder/decoder |
US7421642B2 (en) | 2002-04-05 | 2008-09-02 | Seagate Technology Llc | Method and apparatus for error detection |
JP2004215310A (en) * | 2004-03-23 | 2004-07-29 | Hitachi Ltd | Decoder for error correction turbo code |
-
2005
- 2005-05-18 US US11/131,797 patent/US7360147B2/en not_active Expired - Fee Related
Patent Citations (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5881308A (en) * | 1991-06-13 | 1999-03-09 | International Business Machines Corporation | Computer organization for multiple and out-of-order execution of condition code testing and setting instructions out-of-order |
US5659580A (en) * | 1994-11-29 | 1997-08-19 | Lucent Technologies Inc. | Data interleaver for use with mobile communication systems and having a contiguous counter and an address twister |
US5825832A (en) * | 1995-02-17 | 1998-10-20 | Cselt- Centro Studi E Laboretori Telecomunicazioni S.P.A. | Method and device for the reception of signals affected by inter-symbol interface |
US5721745A (en) * | 1996-04-19 | 1998-02-24 | General Electric Company | Parallel concatenated tail-biting convolutional code and decoder therefor |
US6023783A (en) * | 1996-05-15 | 2000-02-08 | California Institute Of Technology | Hybrid concatenated codes and iterative decoding |
US6035427A (en) * | 1996-07-01 | 2000-03-07 | Daewoo Electronics Co., Ltd. | Convolutional interleaver and method for generating memory address therefor |
US6289486B1 (en) * | 1997-07-30 | 2001-09-11 | Samsung Electronics Co., Ltd. | Adaptive channel encoding method and device |
US5983385A (en) * | 1997-08-14 | 1999-11-09 | Ericsson Inc. | Communications systems and methods employing parallel coding without interleaving |
US6192503B1 (en) * | 1997-08-14 | 2001-02-20 | Ericsson Inc. | Communications system and methods employing selective recursive decording |
US6304985B1 (en) * | 1998-09-22 | 2001-10-16 | Qualcomm Incorporated | Coding system having state machine based interleaver |
US6353900B1 (en) * | 1998-09-22 | 2002-03-05 | Qualcomm Incorporated | Coding system having state machine based interleaver |
US20020046371A1 (en) * | 1998-12-04 | 2002-04-18 | Halter Steven J. | Random-access multi-directional CDMA2000 turbo code interleaver |
US6668026B1 (en) * | 1999-05-28 | 2003-12-23 | Sony Corporation | Decoding method and apparatus |
US6675348B1 (en) * | 1999-08-13 | 2004-01-06 | Hughes Electronics Corporation | Turbo-like forward error correction encoder and decoder with improved weight spectrum and reduced degradation in the waterfall performance region |
US6445755B1 (en) * | 1999-09-14 | 2002-09-03 | Samsung Electronics Co, Ltd. | Two-step soft output viterbi algorithm decoder using modified trace back |
US20030126551A1 (en) * | 1999-12-20 | 2003-07-03 | Ramesh Mantha | Hybrid automatic repeat request system and method |
US20020168033A1 (en) * | 2000-02-15 | 2002-11-14 | Hiroshi Suzuki | Turbo decoder |
US7010051B2 (en) * | 2000-03-24 | 2006-03-07 | Sony Corporation | Coding apparatus, coding method and recording medium having coded program recorded therein, and decoding apparatus, decoding method and recording medium having decoded program recorded therein |
US20020154430A1 (en) * | 2000-04-05 | 2002-10-24 | Rae James W. | Read/write channel |
US6581182B1 (en) * | 2000-05-15 | 2003-06-17 | Agere Systems Inc. | Iterative decoding with post-processing of detected encoded data |
US20020021516A1 (en) * | 2000-06-30 | 2002-02-21 | Burns Kenneth R. | Configuration of channel-to-controller interface in a disc drive |
US7051270B2 (en) * | 2000-08-18 | 2006-05-23 | Sony Corporation | Decoder an decoding method |
US20050022090A1 (en) * | 2000-09-12 | 2005-01-27 | Broadcom Corporation | Parallel concatenated code with soft-in soft-out interactive turbo decoder |
US6760390B1 (en) * | 2000-10-25 | 2004-07-06 | Motorola, Inc. | Log-map metric calculation using the avg* kernel |
US6708308B2 (en) * | 2001-01-10 | 2004-03-16 | International Business Machines Corporation | Soft output viterbi algorithm (SOVA) with error filters |
US20020154620A1 (en) * | 2001-02-23 | 2002-10-24 | Yehuda Azenkot | Head end receiver for digital data delivery systems using mixed mode SCDMA and TDMA multiplexing |
US7050419B2 (en) * | 2001-02-23 | 2006-05-23 | Terayon Communicaion Systems, Inc. | Head end receiver for digital data delivery systems using mixed mode SCDMA and TDMA multiplexing |
US6845482B2 (en) * | 2001-02-28 | 2005-01-18 | Qualcomm Incorporated | Interleaver for turbo decoder |
US6802037B2 (en) * | 2001-09-14 | 2004-10-05 | Electronics And Telecommunications Research Institute | Iterative decoding method for block turbo codes of greater than three dimensions |
US20030076873A1 (en) * | 2001-10-10 | 2003-04-24 | Christian Wengerter | Interleaver decorrelation in data transmitting and receiving devices |
US20030097621A1 (en) * | 2001-11-12 | 2003-05-22 | Weizhuang Xin | Efficient address generation for interleaver and de-interleaver |
US20050034046A1 (en) * | 2002-02-18 | 2005-02-10 | Infineon Technologies Ag | Combined interleaver and deinterleaver, and turbo decoder comprising a combined interleaver and deinterleaver |
US20030193966A1 (en) * | 2002-04-11 | 2003-10-16 | Mills Diane G. | Method and apparatus for improved turbo multiuser detector |
US20040264561A1 (en) * | 2002-05-02 | 2004-12-30 | Cohda Wireless Pty Ltd | Filter structure for iterative signal processing |
US7191377B2 (en) * | 2002-09-05 | 2007-03-13 | Stmicroelectronics N.V. | Combined turbo-code/convolutional code decoder, in particular for mobile radio systems |
US20040255217A1 (en) * | 2003-05-29 | 2004-12-16 | Garrett David C. | Low power operation of an address interleaver |
US20060107176A1 (en) * | 2004-11-04 | 2006-05-18 | Hongwei Song | Concatenated iterative and algebraic coding |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090132894A1 (en) * | 2007-11-19 | 2009-05-21 | Seagate Technology Llc | Soft Output Bit Threshold Error Correction |
US8127216B2 (en) | 2007-11-19 | 2012-02-28 | Seagate Technology Llc | Reduced state soft output processing |
US20090231745A1 (en) * | 2008-03-14 | 2009-09-17 | Seagate Technology Llc | Programmable soft-output viterbi algorithm system and method |
US8307267B2 (en) * | 2008-03-14 | 2012-11-06 | Seagate Technology Llc | Programmable soft-output Viterbi algorithm system and method |
US8947991B2 (en) * | 2011-06-17 | 2015-02-03 | Hitachi Consumer Electronics Co., Ltd. | Optical information reproducing apparatus and optical information reproducing method |
US20140181625A1 (en) * | 2012-12-20 | 2014-06-26 | Lsi Corporation | Read channel data signal detection with reduced-state trellis |
Also Published As
Publication number | Publication date |
---|---|
US7360147B2 (en) | 2008-04-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7360147B2 (en) | Second stage SOVA detector | |
US7827464B2 (en) | Iterative read channel architectures with coded modulation | |
US6732328B1 (en) | Two stage detector having viterbi detector matched to a channel and post processor matched to a channel code | |
US8443271B1 (en) | Systems and methods for dual process data decoding | |
US8683309B2 (en) | Systems and methods for ambiguity based decode algorithm modification | |
US7555070B1 (en) | Parallel maximum a posteriori detectors that generate soft decisions for a sampled data sequence | |
US7502982B2 (en) | Iterative detector with ECC in channel domain | |
US7383484B2 (en) | Cyclic redundancy check based message passing in turbo product code decoding | |
US7805664B1 (en) | Likelihood metric generation for trellis-based detection and/or decoding | |
US7734981B2 (en) | Signal decoder, a signal decoding method and a storage system | |
US8127216B2 (en) | Reduced state soft output processing | |
US8321771B1 (en) | Modified trace-back using soft output viterbi algorithm (SOVA) | |
US8762824B2 (en) | Error pattern generation for trellis-based detection and/or decoding | |
US9419651B2 (en) | Non-polynomial processing unit for soft-decision error correction coding | |
US7788572B1 (en) | Parallel maximum a posteriori detectors with forward and reverse viterbi operators having different convergence lengths on a sampled data sequence | |
US20160352364A1 (en) | Max-log-map equivalence log likelihood ratio generation soft viterbi architecture system and method | |
TWI499221B (en) | Systems and methods for parity shared data encoding | |
US8527858B2 (en) | Systems and methods for selective decode algorithm modification | |
US7127667B2 (en) | ACS circuit and viterbi decoder with the circuit | |
US6516136B1 (en) | Iterative decoding of concatenated codes for recording systems | |
US20130111294A1 (en) | Systems and Methods for Late Stage Precoding | |
US8625221B2 (en) | Detector pruning control system | |
US8499231B2 (en) | Systems and methods for reduced format non-binary decoding | |
US8885779B2 (en) | Channel detector implementation with postcoder | |
US20130111297A1 (en) | Systems and Methods for Symbol Selective Scaling in a Data Processing Circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VASILIEV, PETER IGOREVICH;REEL/FRAME:016589/0288 Effective date: 20050428 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT Free format text: SECURITY AGREEMENT;ASSIGNORS:MAXTOR CORPORATION;SEAGATE TECHNOLOGY LLC;SEAGATE TECHNOLOGY INTERNATIONAL;REEL/FRAME:022757/0017 Effective date: 20090507 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATE Free format text: SECURITY AGREEMENT;ASSIGNORS:MAXTOR CORPORATION;SEAGATE TECHNOLOGY LLC;SEAGATE TECHNOLOGY INTERNATIONAL;REEL/FRAME:022757/0017 Effective date: 20090507 |
|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY INTERNATIONAL, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: SEAGATE TECHNOLOGY HDD HOLDINGS, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: MAXTOR CORPORATION, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: RELEASE;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:025662/0001 Effective date: 20110114 |
|
AS | Assignment |
Owner name: THE BANK OF NOVA SCOTIA, AS ADMINISTRATIVE AGENT, Free format text: SECURITY AGREEMENT;ASSIGNOR:SEAGATE TECHNOLOGY LLC;REEL/FRAME:026010/0350 Effective date: 20110118 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SEAGATE TECHNOLOGY INTERNATIONAL, CAYMAN ISLANDS Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: EVAULT INC. (F/K/A I365 INC.), CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 Owner name: SEAGATE TECHNOLOGY US HOLDINGS, INC., CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT AND SECOND PRIORITY REPRESENTATIVE;REEL/FRAME:030833/0001 Effective date: 20130312 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20200415 |