US20080279320A1 - Bi-directional single wire interface - Google Patents

Bi-directional single wire interface Download PDF

Info

Publication number
US20080279320A1
US20080279320A1 US12/180,186 US18018608A US2008279320A1 US 20080279320 A1 US20080279320 A1 US 20080279320A1 US 18018608 A US18018608 A US 18018608A US 2008279320 A1 US2008279320 A1 US 2008279320A1
Authority
US
United States
Prior art keywords
voltage level
sequence
duration
clock
learning sequence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/180,186
Inventor
Gabriel Rocas
Nathalie Delage
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Priority to US12/180,186 priority Critical patent/US20080279320A1/en
Publication of US20080279320A1 publication Critical patent/US20080279320A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/044—Speed or phase control by synchronisation signals using special codes as synchronising signal using a single bit, e.g. start stop bit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0262—Arrangements for detecting the data rate of an incoming signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/14—Two-way operation using the same type of signal, i.e. duplex
    • H04L5/1438—Negotiation of transmission parameters prior to communication
    • H04L5/1446—Negotiation of transmission parameters prior to communication of transmission speed

Definitions

  • the present invention relates to communication protocols for the bi-directional transmission and reception of signals between two devices.
  • the present invention is a method of transmitting clock frequency information through a single-wire, bi-directional communication system operating in an asynchronous mode through which a master learns the clock frequency of a slave device. Knowing the clock frequency of the slave device allows the master to adjust its data sampling rate and data transmission rate for optimal data reception and transmission.
  • the slave device makes its clock frequency known to the master device by transmitting a distinctive waveform that has a predefined pattern and a preset duration that is known to both the slave device and the master device.
  • the master device uses its internal clock to measure the duration. Having the measured duration and the preset duration allows the master device to deduce the clock frequency in the slave device. Using this knowledge, the master device can then set the optimal sampling frequency for subsequent data transmission from the slave device.
  • the slave device transmits a waveform that is representative of a typical logic “1” and with a duration that is representative of the time it takes to send a single bit of data (bit time), as measured by the number of clock cycles that is known to both the slave and the master devices.
  • the master device measures the bit time based on its internal clock, thereby obtaining the clock frequency of the slave device.
  • FIG. 1 a is a timing block diagram showing the power-up reset sequence according to an embodiment of the present invention.
  • FIG. 1 b is a timing block diagram showing the sequence for a master to read from a slave device according to an embodiment of the present invention.
  • FIG. 2 is a timing block diagram showing the sequence for a master to write to a slave device according to an embodiment of the present invention.
  • FIGS. 3 a - c are timing diagrams showing an embodiment of a learning sequence, logic “1”, and logic “0” shown in FIG. 1 .
  • FIG. 4 is a timing diagram showing an embodiment of the data detection protocol as described in the present invention.
  • FIG. 5 is a timing block diagram showing sequence for transmitting data between two peer devices through a single-wire as described in the present invention.
  • each communication session is to be initiated by the master through a command sequence indicating whether it is intending to read or write from a memory location in the slave.
  • the master device typically has a reliable clock whose frequency is stable over time while the slave device typically has a low cost oscillator whose frequency may fluctuate significantly from a nominal value.
  • the master device detects the sending frequency of the slave and adjusts its sampling frequency appropriately. Knowing the clock frequency of the slave device also allows the master to adjust its transmission bit time for optimal data detection by a slave with a fixed sampling rate.
  • FIG. 1 a shows a power-up reset sequence by which a master and a slave device establish an initial contact.
  • the master Upon power up or during reinitialization, the master sends a reset pulse 49 .
  • the slave sends a start pulse 50 and a learning sequence 54 , which is a distinctive waveform having a clear beginning and end that allows a receiving device to clock its duration.
  • FIG. 1 b shows, as an example, a sequence by which a master device initiates a memory read session and a slave device replies with the requested data.
  • the sequence begins with the master sending a command byte 52 that contains information about the intended operation (to read) and the location of the data to be read (the memory location in the EEPROM in the slave).
  • the slave replies with a learning sequence 54 that allows the master to measure the operating frequency of the clock in slave and the bit time of the slave.
  • the learning sequence is immediately followed by a first data byte (byte 0 ).
  • Each subsequent data byte 58 is sent after certain hold period T h 60 . As shown in the figure, each subsequent transmission of a data byte is preceded by a start pulse 50 .
  • FIG. 2 shows the steps taken by the master device for write access to the slave device.
  • the sequence begins with a command byte 64 containing information about the intention to perform a write operation and the location of the memory to be written.
  • the master proceeds with sending a sequence of data bytes, beginning with the first data byte 66 (byte 0 ).
  • each transmission of a data byte is preceded by a start pulse 62 that signifies the beginning of a next byte transmission.
  • FIG. 3 a shows a transmission session 18 that is comprised of a start pulse 10 and a learning sequence 12 that is in the form of a logic bit “1”.
  • a start pulse 10 is a low voltage signal that is held for some predetermined number of clock cycles, signifying the beginning of a transmission session.
  • the learning sequence 12 which begins immediately at the end of the start pulse 10 , is a waveform with an initial high signal section 32 followed by a low signal section 34 , with the duration of the high voltage signal being 4 times that of the low voltage signal.
  • the high signal section 32 takes up 24 clock cycles while the low signal section 34 takes up 6 clock cycles.
  • the waveform pattern and duration for a learning sequence is also used for sending a logic bit “1” in subsequent data transmissions.
  • logic bit “0” is represented by a high voltage being held for 6 clock cycles 33 followed by a low voltage being held for 24 clock cycles and such a waveform is shown in FIG. 3C .
  • the master detects the start pulse, it waits for a rising voltage edge, which indicates the beginning of the learning sequence. Using its internal clock, the master measures the duration of the learning sequence. Knowing the slave always sends the learning sequence at a fixed number of slave clock cycles, the master device can deduce the clock frequency of the slave device. In a preferred embodiment, the slave operates in a nominal clock frequency of 30K Hz though, its frequency may fluctuate by as much as 50%. The master, on the other hand operates in a nominal clock frequency of 300K Hz with negligible variation. Now assume that at certain point during a transmission, the slave clock slows down to 15K Hz. When it sends a learning sequence, it still uses a fixed number, say 30, of clock cycles.
  • the learning sequence takes up 600 clock cycles (as opposed to the normal 300 clock cycles when the slave clock is running at 30K Hz.)
  • the master device would reduce its sampling rate and transmission rate for subsequent data reception and transmission by half to accommodate for the slower slave clock.
  • the slave device Since the slave device operates at a fixed sampling rate of 15 clock cycles, and since the clock in the slave device may change after the transmission of learning sequence, it is important that the slave samples any incoming data waveform at its valid portion.
  • the valid portion for logic “1” is the high signal section 32 while the valid portion for the logic “0” is the low signal section 31 .
  • the slave clock could vary over time, there may be times when the slave clock is running at a frequency that is so far off the nominal rate that sampling at the 15 th clock cycle would return an erroneous data. To guard against such errors, it is necessary to set a limit on the acceptable bit time for each bit received. In the preferred embodiment, the bit time tolerance is set at ⁇ 30%. For a nominal bit time of 30 clocks cycles, the acceptable bit time would be approximately between 21 and 39 clock cycles. If the bit time of a received bit is outside of this range, the bit will be discarded and communication is reinitiated.
  • FIG. 4 shows how a sequence of data bits are detected in the slave device.
  • the sequence of data bits 41 is preceded with a start pulse 10 followed by a first bit (bit 0 ) being represented by 24 slave clock cycles of high voltage 32 followed by 6 slave clock cycles of low voltage 34 .
  • the first clock transition coinciding with or immediately following the arrival of low-to-high transition marks the beginning of each data bit and shall be referred to as a ‘bit clock pulse” 42 .
  • the clock transition that is 15 clock cycles (Ts 40 ) after the bit clock pulse 42 marks the sampling point of the slave device, and shall be referred to as a “sample clock pulse” 44 .
  • sample clock pulse For bit 0 in FIG.
  • sampling after 15 clock cycles returns a high signal, which denotes the receipt of a logic “1”.
  • bit 1 the voltage level is high when the sample clock pulse appears and thus a bit “1” is recorded.
  • bit 2 the voltage level is low when sample clock pulse appears and thus a bit “0” is recorded.
  • bit 3 the voltage level is high when the sample clock pulse appears and thus a bit “1” is recorded.
  • the progression of recorded bits 46 is shown at the bottom of the FIG. 4 .
  • FIG. 5 shows the sequence by which a sending device may send a series of data bytes 14 and 16 . After the usual power up reset sequence as shown in FIG. 1 a , the sending device initiate the transmission with a start pulse 10 , which is followed immediately by a learning sequence 12 and data byte 0 . Data may then be transmitted in independent data sequences 20 that begins with a start pulse 10 followed by data byte 114 .

Abstract

A single-wire, bi-directional communication protocol is provided in which the sending device transmits its clock frequency and its bit transmission period and data through a predefined waveform pattern or “learning sequence” that is recognizable by the receiving device and in a period of time, as measured in number of sending clock cycles, that is known to the receiving device. By clocking the full length of the predefined waveform pattern using its own internal clock, the receiving device becomes aware of the bit transmission period of the sending device.

Description

    RELATED APPLICATIONS
  • This application is a Continuation application of U.S. patent application Ser. No. 10/443,153, filed on May 21, 2003, which incorporated herein by reference in it entirety.
    • TECHNICAL FIELD
  • The present invention relates to communication protocols for the bi-directional transmission and reception of signals between two devices.
    • BACKGROUND ART
  • Conventional single-wire bi-directional communication systems of the prior art call for an accurate separate clock module to ensure synchronized data transmission between the sending device and the receiving device. U.S. Pat. No. 5,237,322 to Heberle describes a master with a separate clock generator tc that is used for generating an internal system clock cl. In addition, the clock signal is also sent through the single wire as a segment of periodic timing signal bt during wait state. The Heberle patent specifies that a specific end signal be used in the communication protocol. It would be desirable to have a simple communication protocol that does not require specific end signal.
    • DISCLOSURE OF THE INVENTION
  • The present invention is a method of transmitting clock frequency information through a single-wire, bi-directional communication system operating in an asynchronous mode through which a master learns the clock frequency of a slave device. Knowing the clock frequency of the slave device allows the master to adjust its data sampling rate and data transmission rate for optimal data reception and transmission.
  • At the beginning of each transmission, the slave device makes its clock frequency known to the master device by transmitting a distinctive waveform that has a predefined pattern and a preset duration that is known to both the slave device and the master device. Once the master device recognizes the distinctive waveform, it uses its internal clock to measure the duration. Having the measured duration and the preset duration allows the master device to deduce the clock frequency in the slave device. Using this knowledge, the master device can then set the optimal sampling frequency for subsequent data transmission from the slave device.
  • In a preferred embodiment, the slave device transmits a waveform that is representative of a typical logic “1” and with a duration that is representative of the time it takes to send a single bit of data (bit time), as measured by the number of clock cycles that is known to both the slave and the master devices. The master device measures the bit time based on its internal clock, thereby obtaining the clock frequency of the slave device.
    • BRIEF DESCRIPTION OF THE FIGURES
  • FIG. 1 a is a timing block diagram showing the power-up reset sequence according to an embodiment of the present invention.
  • FIG. 1 b is a timing block diagram showing the sequence for a master to read from a slave device according to an embodiment of the present invention.
  • FIG. 2 is a timing block diagram showing the sequence for a master to write to a slave device according to an embodiment of the present invention.
  • FIGS. 3 a-c are timing diagrams showing an embodiment of a learning sequence, logic “1”, and logic “0” shown in FIG. 1.
  • FIG. 4 is a timing diagram showing an embodiment of the data detection protocol as described in the present invention.
  • FIG. 5 is a timing block diagram showing sequence for transmitting data between two peer devices through a single-wire as described in the present invention.
    •  BEST MODE OF CARRYING OUT THE INVENTION
  • In a system where the communication is between a master and a slave device, each communication session is to be initiated by the master through a command sequence indicating whether it is intending to read or write from a memory location in the slave. The master device typically has a reliable clock whose frequency is stable over time while the slave device typically has a low cost oscillator whose frequency may fluctuate significantly from a nominal value. Through a learning sequence, the master device detects the sending frequency of the slave and adjusts its sampling frequency appropriately. Knowing the clock frequency of the slave device also allows the master to adjust its transmission bit time for optimal data detection by a slave with a fixed sampling rate.
  • FIG. 1 a shows a power-up reset sequence by which a master and a slave device establish an initial contact. Upon power up or during reinitialization, the master sends a reset pulse 49. In reply, the slave sends a start pulse 50 and a learning sequence 54, which is a distinctive waveform having a clear beginning and end that allows a receiving device to clock its duration.
  • FIG. 1 b shows, as an example, a sequence by which a master device initiates a memory read session and a slave device replies with the requested data. The sequence begins with the master sending a command byte 52 that contains information about the intended operation (to read) and the location of the data to be read (the memory location in the EEPROM in the slave). The slave replies with a learning sequence 54 that allows the master to measure the operating frequency of the clock in slave and the bit time of the slave. The learning sequence is immediately followed by a first data byte (byte 0). Each subsequent data byte 58 is sent after certain hold period T h 60. As shown in the figure, each subsequent transmission of a data byte is preceded by a start pulse 50.
  • FIG. 2 shows the steps taken by the master device for write access to the slave device. The sequence begins with a command byte 64 containing information about the intention to perform a write operation and the location of the memory to be written. After an elapse of a certain hold period T h 60, the master proceeds with sending a sequence of data bytes, beginning with the first data byte 66 (byte 0). As before, each transmission of a data byte is preceded by a start pulse 62 that signifies the beginning of a next byte transmission.
  • FIG. 3 a shows a transmission session 18 that is comprised of a start pulse 10 and a learning sequence 12 that is in the form of a logic bit “1”. For a line that carries a high voltage signal when it is idle, a start pulse 10 is a low voltage signal that is held for some predetermined number of clock cycles, signifying the beginning of a transmission session. The learning sequence 12, which begins immediately at the end of the start pulse 10, is a waveform with an initial high signal section 32 followed by a low signal section 34, with the duration of the high voltage signal being 4 times that of the low voltage signal. With reference to the clock transitions of the slave device shown in FIG. 3 b, the high signal section 32 takes up 24 clock cycles while the low signal section 34 takes up 6 clock cycles.
  • The waveform pattern and duration for a learning sequence is also used for sending a logic bit “1” in subsequent data transmissions. Conversely, logic bit “0” is represented by a high voltage being held for 6 clock cycles 33 followed by a low voltage being held for 24 clock cycles and such a waveform is shown in FIG. 3C.
  • Once the master detects the start pulse, it waits for a rising voltage edge, which indicates the beginning of the learning sequence. Using its internal clock, the master measures the duration of the learning sequence. Knowing the slave always sends the learning sequence at a fixed number of slave clock cycles, the master device can deduce the clock frequency of the slave device. In a preferred embodiment, the slave operates in a nominal clock frequency of 30K Hz though, its frequency may fluctuate by as much as 50%. The master, on the other hand operates in a nominal clock frequency of 300K Hz with negligible variation. Now assume that at certain point during a transmission, the slave clock slows down to 15K Hz. When it sends a learning sequence, it still uses a fixed number, say 30, of clock cycles. To the master's clock, the learning sequence takes up 600 clock cycles (as opposed to the normal 300 clock cycles when the slave clock is running at 30K Hz.) In response, the master device would reduce its sampling rate and transmission rate for subsequent data reception and transmission by half to accommodate for the slower slave clock.
  • Since the slave device operates at a fixed sampling rate of 15 clock cycles, and since the clock in the slave device may change after the transmission of learning sequence, it is important that the slave samples any incoming data waveform at its valid portion. The valid portion for logic “1” is the high signal section 32 while the valid portion for the logic “0” is the low signal section 31. As the slave clock could vary over time, there may be times when the slave clock is running at a frequency that is so far off the nominal rate that sampling at the 15th clock cycle would return an erroneous data. To guard against such errors, it is necessary to set a limit on the acceptable bit time for each bit received. In the preferred embodiment, the bit time tolerance is set at ±30%. For a nominal bit time of 30 clocks cycles, the acceptable bit time would be approximately between 21 and 39 clock cycles. If the bit time of a received bit is outside of this range, the bit will be discarded and communication is reinitiated.
  • FIG. 4 shows how a sequence of data bits are detected in the slave device. The sequence of data bits 41 is preceded with a start pulse 10 followed by a first bit (bit 0) being represented by 24 slave clock cycles of high voltage 32 followed by 6 slave clock cycles of low voltage 34. The first clock transition coinciding with or immediately following the arrival of low-to-high transition marks the beginning of each data bit and shall be referred to as a ‘bit clock pulse” 42. The clock transition that is 15 clock cycles (Ts 40) after the bit clock pulse 42 marks the sampling point of the slave device, and shall be referred to as a “sample clock pulse” 44. For bit 0 in FIG. 4, sampling after 15 clock cycles returns a high signal, which denotes the receipt of a logic “1”. For bit 1, the voltage level is high when the sample clock pulse appears and thus a bit “1” is recorded. For bit 2, the voltage level is low when sample clock pulse appears and thus a bit “0” is recorded. For bit 3, the voltage level is high when the sample clock pulse appears and thus a bit “1” is recorded. The progression of recorded bits 46 is shown at the bottom of the FIG. 4.
  • Although the preferred embodiment described above relates to communication between a master device and a slave, the concept of using a learning sequence to transmit data clocking information may also be used in a single-wire communication system between any two peer devices each having an independent clock, provided that each device has the necessary circuitry to identify and make use of the learning sequence. FIG. 5 shows the sequence by which a sending device may send a series of data bytes 14 and 16. After the usual power up reset sequence as shown in FIG. 1 a, the sending device initiate the transmission with a start pulse 10, which is followed immediately by a learning sequence 12 and data byte 0. Data may then be transmitted in independent data sequences 20 that begins with a start pulse 10 followed by data byte 114.

Claims (21)

1. An apparatus, comprising:
a first device operating at a first clock frequency, the first device to transmit a learning sequence with a predetermined waveform pattern and a predetermined duration that represents a length of time, based on the first clock frequency; and
a second device to receive the learning sequence and analyze the learning sequence to discover the clock frequency of the first device to adjust a sampling frequency based upon the discovered clock frequency.
2. The apparatus of claim 1, wherein the learning sequence is preceded by a start sequence that signifies a beginning of a transmission and provides a synchronization point.
3. The apparatus of claim 2, wherein the first device is configured to maintain a first voltage level while communication is idle and initiate the start sequence where the start sequence comprises a waveform at a different voltage level held for at least two clock cycles.
4. The apparatus of claim 1, wherein the learning sequence comprises a waveform with a first period of a first voltage level and a second period of a second voltage level.
5. The apparatus of claim 4, wherein the first voltage level is held for a longer time than the second voltage level.
6. The apparatus of claim 5, wherein the first period of first voltage level takes up about 80% of the duration of the learning sequence while the second period of second voltage level takes up about 20% of the duration of the learning sequence.
7. The apparatus of claim 4, wherein the first voltage level is higher than the second voltage level.
8. The apparatus of claim 4, wherein a subsequent signal transmission by a sending device has the first voltage level with a duration that is longer than a duration of the second voltage level for a representation of logic “1,” while a duration of the first voltage level is shorter than a duration of the second voltage level for a representation of logic “0.”
9. A bi-directional single wire data communication system, comprising:
a master device having a first clock running at a first frequency; and
a slave device having a second clock running at a second frequency, wherein the master device and the slave device are communicatively coupled, and the master sends a first command sequence that notifies the slave device of an intent to read, and the slave device sends in response, a learning sequence with a predetermined waveform pattern and a predetermined duration that represents a length of time, based on the clock in the slave device, for transmitting a single bit; and
wherein the master device initiates a counting routine having a duration, in number of clock cycles, of the learning sequence is measured based on the first clock in the master device.
10. The system of claim 9, wherein the master device sends a second command sequence that notifies the slave device of an intent to write, sends a data sequence which comprises a plurality of data bits, wherein at least one of the plurality of data bits has a predetermined waveform pattern and a predetermined duration based on the first clock in the master device.
11. The system of claim 10, wherein the first and second command sequence is preceded by a start sequence that signifies the beginning of a transmission and provides a synchronization point.
12. The system of claim 9 configured to provide a one time power-up reset sequence when the slave device is connected to the master device.
13. The system of claim 10, configured to have the first and second command sequences include addresses of memory to which the master device reads from or writes to respectively.
14. The system of claim 12, wherein the master device sends a reset pulse and the slave device receives the reset pulse and replies with the start sequence and the learning sequence during a power-up reset sequence.
15. The system of claim 10, configured to have the learning sequence and at least one of the plurality of data bits represented by a waveform having a first voltage level followed by a second voltage level.
16. The system of claim 15, wherein the learning sequence has the first voltage level that is held for a longer time period than the second voltage level.
17. The system of claim 16, wherein the time period at the first voltage level takes up about 80% of the duration of the learning sequence, while the time period at the second voltage level takes up about 20% of the duration of the learning sequence.
18. The system of claim 17, wherein the first voltage level is higher than the second voltage level.
19. The system of claim 15, wherein at least one of the plurality of data bits has a first voltage level with a duration that is longer than a duration of the second voltage level for the representation of logic “1,” while a duration of the first voltage level is shorter than a duration of the second voltage level for the representation of logic “0.”
20. The system of claim 19, wherein at least one of the plurality of data bits is rejected if a duration of a data bit as measured by the clock in the slave device is less than a first preset number or more than a second preset number, with the first preset number being less than the second preset number.
21. The system of claim 10, wherein the first and the second command sequences are a byte of data including a single bit that indicates a desired operation and a plurality of bits that indicates a memory location on which to operate.
US12/180,186 2003-05-21 2008-07-25 Bi-directional single wire interface Abandoned US20080279320A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/180,186 US20080279320A1 (en) 2003-05-21 2008-07-25 Bi-directional single wire interface

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/443,153 US7406100B2 (en) 2003-05-21 2003-05-21 Bi-directional single wire interface
US12/180,186 US20080279320A1 (en) 2003-05-21 2008-07-25 Bi-directional single wire interface

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/443,153 Continuation US7406100B2 (en) 2003-05-21 2003-05-21 Bi-directional single wire interface

Publications (1)

Publication Number Publication Date
US20080279320A1 true US20080279320A1 (en) 2008-11-13

Family

ID=33450344

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/443,153 Active 2026-05-15 US7406100B2 (en) 2003-05-21 2003-05-21 Bi-directional single wire interface
US12/180,186 Abandoned US20080279320A1 (en) 2003-05-21 2008-07-25 Bi-directional single wire interface

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/443,153 Active 2026-05-15 US7406100B2 (en) 2003-05-21 2003-05-21 Bi-directional single wire interface

Country Status (1)

Country Link
US (2) US7406100B2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110314214A1 (en) * 2010-06-22 2011-12-22 Mstar Semiconductor, Inc. Memory Sharing System and Memory Sharing Method
US8737552B1 (en) * 2011-01-19 2014-05-27 Xilinx, Inc. Synchronous data transfer
US8775707B2 (en) 2010-12-02 2014-07-08 Blackberry Limited Single wire bus system
US9252900B2 (en) 2012-06-01 2016-02-02 Blackberry Limited Universal synchronization engine based on probabilistic methods for guarantee of lock in multiformat audio systems
US9461812B2 (en) 2013-03-04 2016-10-04 Blackberry Limited Increased bandwidth encoding scheme
US9473876B2 (en) 2014-03-31 2016-10-18 Blackberry Limited Method and system for tunneling messages between two or more devices using different communication protocols
US9479275B2 (en) 2012-06-01 2016-10-25 Blackberry Limited Multiformat digital audio interface
US20200244432A1 (en) * 2015-06-15 2020-07-30 Fuji Electric Co., Ltd. Data communication system, data communication apparatus, and sensor apparatus
US10909435B2 (en) * 2015-12-25 2021-02-02 Maxell, Ltd. Apparatus for managing baggage, a method for managing baggage and a baggage management system

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7406100B2 (en) * 2003-05-21 2008-07-29 Atmel Corporation Bi-directional single wire interface
US7606955B1 (en) * 2003-09-15 2009-10-20 National Semiconductor Corporation Single wire bus for connecting devices and methods of operating the same
US20060031618A1 (en) * 2004-05-20 2006-02-09 Hansquine David W Single wire and three wire bus interoperability
US20050259609A1 (en) * 2004-05-20 2005-11-24 Hansquine David W Single wire bus interface
US8249209B2 (en) * 2005-06-20 2012-08-21 Bloomberg Finance L.P. Synchronous one-bit interface protocol or data structure
JP4591961B2 (en) * 2005-07-27 2010-12-01 パナソニック株式会社 Communication device in 1-wire data communication system
US7765420B2 (en) * 2005-08-23 2010-07-27 Linear Technology Corporation Single-wire sequencing technique
US8185680B2 (en) * 2006-02-06 2012-05-22 Standard Microsystems Corporation Method for changing ownership of a bus between master/slave devices
US8744356B2 (en) * 2008-03-27 2014-06-03 Mediatek Inc. Apparatuses and methods for coordination between plurality of co-located wireless communication modules via one wire
US20090247217A1 (en) * 2008-03-27 2009-10-01 Mediatek Inc. Apparatus and method for wireless communications capable of bluetooth, wireless local area network (wlan) and wimax communications
DE102008062865B4 (en) * 2008-05-30 2016-09-22 Continental Teves Ag & Co. Ohg Serial peripheral interface interface with reduced number of connection lines
DE102008031357B4 (en) * 2008-07-04 2017-06-29 Sennheiser Electronic Gmbh & Co. Kg Method and system for the serial transmission of data
US8291143B1 (en) * 2009-02-11 2012-10-16 Brocade Communication Systems, Inc. Single line communication
FR2948474A1 (en) * 2009-07-22 2011-01-28 Proton World Int Nv COMMUNICATION PROTOCOL ON A UNIFIL BUS
US8488623B2 (en) * 2010-07-28 2013-07-16 Altera Corporation Scalable interconnect modules with flexible channel bonding
TWI617164B (en) * 2012-10-19 2018-03-01 菲爾卻德半導體公司 Apparatus and method for operating and switching a single conductor interface
US9652431B2 (en) 2015-01-26 2017-05-16 Atmel Corporation Single wire communications using predictive host sampling window
US9490999B2 (en) 2015-01-28 2016-11-08 Atmel Corporation Single-wire communications using iterative baud learning
US9755821B2 (en) 2015-04-02 2017-09-05 Samsung Electronics Co., Ltd. Device including single wire interface and data processing system including the same
KR102328014B1 (en) 2015-08-24 2021-11-18 삼성전자주식회사 Device including single wire interface and data processing system having the same
US9973431B2 (en) * 2015-12-11 2018-05-15 Qualcomm Incorporated Single line PMIC-host low-level control interface
CN112003775B (en) 2020-07-27 2022-02-18 苏州浪潮智能科技有限公司 Single-level single-wire full-duplex bus communication method and system
CN115827535A (en) * 2022-11-07 2023-03-21 珠海东之尼电子科技有限公司 Control method, device and storage medium for single-wire synchronous two-way communication

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3943283A (en) * 1974-06-17 1976-03-09 International Business Machines Corporation Bidirectional single wire data transmission and wrap control
US4683530A (en) * 1984-04-10 1987-07-28 Telemecanique Electrique Serial information transfer protocol
US5095425A (en) * 1984-01-21 1992-03-10 U.S. Philips Corp. Method and arrangement for data transmission, as well as a station to implement the method having timing periods beginning on successive transitions of data signal
US5237322A (en) * 1990-12-08 1993-08-17 Deutsche Itt Industries Gmbh Master-slave data transmission system employing a flexible single-wire bus
US5297869A (en) * 1991-02-20 1994-03-29 Research Machines Plc Apparatus and method for synchronizing a digital data clock in a receiver with a digital data clock in a transmitter
US5577044A (en) * 1992-05-12 1996-11-19 Apple Computer, Inc. Enhanced serial data bus protocol for audio data transmission and reception
US5740199A (en) * 1994-03-23 1998-04-14 Motorola Inc. High speed wire-or communication system and method therefor
US5819051A (en) * 1995-12-29 1998-10-06 Compaq Computer Corporation Low speed serial bus protocol and circuitry
US6112275A (en) * 1990-05-15 2000-08-29 Dallas Semiconductor Corporation Method of communicating over a single wire bus between a host device and a module device which measures thermal accumulation over time
US6128317A (en) * 1997-12-22 2000-10-03 Motorola, Inc. Transmitter and receiver supporting differing speed codecs over single links
US6178213B1 (en) * 1998-08-25 2001-01-23 Vitesse Semiconductor Corporation Adaptive data recovery system and methods
US6215817B1 (en) * 1997-05-27 2001-04-10 Oki Electric Industry Co., Ltd. Serial interface device
US20010038674A1 (en) * 1997-07-31 2001-11-08 Francois Trans Means and method for a synchronous network communications system
US6412072B2 (en) * 1995-07-20 2002-06-25 Dallas Semiconductor Corporation Parasitically powered microprocessor capable of transmitting data over a single data line and ground
US20030128719A1 (en) * 2001-09-27 2003-07-10 Chris Doyle Method and apparatus for synchronous communication of frames of digital information
US6608571B1 (en) * 2001-05-16 2003-08-19 Globespanvirata, Inc. System and method for communicating over a one-wire bus
US20030202542A1 (en) * 1998-09-16 2003-10-30 Joel Page Network synchronization
US6772251B1 (en) * 2001-05-04 2004-08-03 Cypress Semiconductor Corporation Bit interleaved data serial interface
US20040208200A1 (en) * 2002-05-08 2004-10-21 Carl Hejdeman Single-wire communication bus for miniature low-power systems
US20040233917A1 (en) * 2003-05-21 2004-11-25 Gabriel Rocas Bi-directional single wire interface
US7180886B2 (en) * 2002-05-24 2007-02-20 Richtek Technology Corp. Synchronized data communication on a one-wired bus

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0619570A1 (en) * 1993-04-06 1994-10-12 McKenna, Lou Emergency vehicle alarm system for vehicles

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3943283A (en) * 1974-06-17 1976-03-09 International Business Machines Corporation Bidirectional single wire data transmission and wrap control
US5095425A (en) * 1984-01-21 1992-03-10 U.S. Philips Corp. Method and arrangement for data transmission, as well as a station to implement the method having timing periods beginning on successive transitions of data signal
US4683530A (en) * 1984-04-10 1987-07-28 Telemecanique Electrique Serial information transfer protocol
US6112275A (en) * 1990-05-15 2000-08-29 Dallas Semiconductor Corporation Method of communicating over a single wire bus between a host device and a module device which measures thermal accumulation over time
US5237322A (en) * 1990-12-08 1993-08-17 Deutsche Itt Industries Gmbh Master-slave data transmission system employing a flexible single-wire bus
US5495240A (en) * 1990-12-08 1996-02-27 Deutsche Itt Industries Gmbh Master-slave data transmission system employing a flexible single-wire bus
US5297869A (en) * 1991-02-20 1994-03-29 Research Machines Plc Apparatus and method for synchronizing a digital data clock in a receiver with a digital data clock in a transmitter
US5577044A (en) * 1992-05-12 1996-11-19 Apple Computer, Inc. Enhanced serial data bus protocol for audio data transmission and reception
US5740199A (en) * 1994-03-23 1998-04-14 Motorola Inc. High speed wire-or communication system and method therefor
US6412072B2 (en) * 1995-07-20 2002-06-25 Dallas Semiconductor Corporation Parasitically powered microprocessor capable of transmitting data over a single data line and ground
US5819051A (en) * 1995-12-29 1998-10-06 Compaq Computer Corporation Low speed serial bus protocol and circuitry
US6215817B1 (en) * 1997-05-27 2001-04-10 Oki Electric Industry Co., Ltd. Serial interface device
US20010038674A1 (en) * 1997-07-31 2001-11-08 Francois Trans Means and method for a synchronous network communications system
US6128317A (en) * 1997-12-22 2000-10-03 Motorola, Inc. Transmitter and receiver supporting differing speed codecs over single links
US6178213B1 (en) * 1998-08-25 2001-01-23 Vitesse Semiconductor Corporation Adaptive data recovery system and methods
US20030202542A1 (en) * 1998-09-16 2003-10-30 Joel Page Network synchronization
US6772251B1 (en) * 2001-05-04 2004-08-03 Cypress Semiconductor Corporation Bit interleaved data serial interface
US6608571B1 (en) * 2001-05-16 2003-08-19 Globespanvirata, Inc. System and method for communicating over a one-wire bus
US20030128719A1 (en) * 2001-09-27 2003-07-10 Chris Doyle Method and apparatus for synchronous communication of frames of digital information
US20040208200A1 (en) * 2002-05-08 2004-10-21 Carl Hejdeman Single-wire communication bus for miniature low-power systems
US7180886B2 (en) * 2002-05-24 2007-02-20 Richtek Technology Corp. Synchronized data communication on a one-wired bus
US20040233917A1 (en) * 2003-05-21 2004-11-25 Gabriel Rocas Bi-directional single wire interface
US7406100B2 (en) * 2003-05-21 2008-07-29 Atmel Corporation Bi-directional single wire interface

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9070420B2 (en) * 2010-06-22 2015-06-30 Mstar Semiconductors, Inc. Memory sharing system and memory sharing method
US20110314214A1 (en) * 2010-06-22 2011-12-22 Mstar Semiconductor, Inc. Memory Sharing System and Memory Sharing Method
US10007637B2 (en) 2010-12-02 2018-06-26 Blackberry Limited Single wire bus system
US8775707B2 (en) 2010-12-02 2014-07-08 Blackberry Limited Single wire bus system
US8737552B1 (en) * 2011-01-19 2014-05-27 Xilinx, Inc. Synchronous data transfer
US9252900B2 (en) 2012-06-01 2016-02-02 Blackberry Limited Universal synchronization engine based on probabilistic methods for guarantee of lock in multiformat audio systems
US9479275B2 (en) 2012-06-01 2016-10-25 Blackberry Limited Multiformat digital audio interface
US9672177B2 (en) 2012-06-01 2017-06-06 Blackberry Limited Synchronization of electronic device with another electronic device on bus using synchronization field
US9461812B2 (en) 2013-03-04 2016-10-04 Blackberry Limited Increased bandwidth encoding scheme
US9473876B2 (en) 2014-03-31 2016-10-18 Blackberry Limited Method and system for tunneling messages between two or more devices using different communication protocols
US20200244432A1 (en) * 2015-06-15 2020-07-30 Fuji Electric Co., Ltd. Data communication system, data communication apparatus, and sensor apparatus
US10841071B2 (en) * 2015-06-15 2020-11-17 Fuji Electric Co., Ltd. Data communication system, data communication apparatus, and sensor apparatus
US10909435B2 (en) * 2015-12-25 2021-02-02 Maxell, Ltd. Apparatus for managing baggage, a method for managing baggage and a baggage management system
US11507793B2 (en) 2015-12-25 2022-11-22 Maxell, Ltd. Apparatus for managing baggage, a method for managing baggage and a baggage management system
US11803727B2 (en) 2015-12-25 2023-10-31 Maxell, Ltd. Apparatus for managing baggage, a method for managing baggage and a baggage management system

Also Published As

Publication number Publication date
US7406100B2 (en) 2008-07-29
US20040233917A1 (en) 2004-11-25

Similar Documents

Publication Publication Date Title
US7406100B2 (en) Bi-directional single wire interface
US7340023B1 (en) Auto baud system and method and single pin communication interface
JP2641999B2 (en) Data format detection circuit
AU743350B2 (en) Baud rate detection in serial data transmission
WO2012170921A2 (en) System and method for operating a one-wire protocol slave in a two-wire protocol bus environment
US6763413B2 (en) Method for the serial transfer of data between two electronic bus stations and bus station for use in said method
JP4856090B2 (en) Bus communication system
US7342984B1 (en) Counting clock cycles over the duration of a first character and using a remainder value to determine when to sample a bit of a second character
US7711056B2 (en) Transmitting and receiving arrangement with a channel-oriented link
US4964142A (en) Receiver synchronization in encoder/decoder
US20050262363A1 (en) Method for signaling during a transaction and receiving unit and system for use therewith
US5208840A (en) Method and arrangement for detecting framing bit sequence in digital data communications system
JP4213868B2 (en) Digital transmission method
JP2558119B2 (en) Transceiver circuit
JP4065058B2 (en) Remote reset device
EP1128272B1 (en) Method for the serial transfer of data between two electronic bus stations and bus station for use in said method
JP2603893B2 (en) ISDN concentrator
CN112269338A (en) GPIO-based digital controller communication method and system
JPS61118032A (en) Data transmission circuit
KR20010028886A (en) fast detection method for data rate
KR0128896B1 (en) Apparatus of remote transeiver with cascade connection
KR100289187B1 (en) Method and device for controlling synchronous character signal
JPH11177543A (en) Serial communication equipment and its method
JPS5937749A (en) Transmitter for optical transmission
JPH0588017B2 (en)

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION