US20100149006A1 - Ethernet system - Google Patents
Ethernet system Download PDFInfo
- Publication number
- US20100149006A1 US20100149006A1 US12/637,629 US63762909A US2010149006A1 US 20100149006 A1 US20100149006 A1 US 20100149006A1 US 63762909 A US63762909 A US 63762909A US 2010149006 A1 US2010149006 A1 US 2010149006A1
- Authority
- US
- United States
- Prior art keywords
- digital
- analog signal
- signals
- discrete analog
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
- H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/44—Star or tree networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0334—Processing of samples having at least three levels, e.g. soft decisions
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
- H04L2025/03439—Fixed structures
- H04L2025/03445—Time domain
- H04L2025/03471—Tapped delay lines
- H04L2025/03484—Tapped delay lines time-recursive
- H04L2025/03503—Tapped delay lines time-recursive as a combination of feedback and prediction filters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
- H04L7/007—Detection of the synchronisation error by features other than the received signal transition detection of error based on maximum signal power, e.g. peak value, maximizing autocorrelation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/10—Arrangements for initial synchronisation
Definitions
- This invention relates to systems for, and methods of, operating in local area networks to provide for the transmission and reception of signals through unshielded twisted pairs of wires between a computer and a hub.
- the invention particularly relates to systems for, and methods of, using digital techniques for enhancing the recovery, and the quality of such recovery, of the digital signals passing through the unshielded twisted pairs to the computer so that the information represented by such digital signals can be restored at the computer.
- the systems include a hub connected to computers located at spaced positions around the hub.
- the connections between the hub and each computer are generally through unshielded twisted pairs of wires. These wires are generally made from copper so that they have relatively large losses. This has limited the distance through which the signals can pass between the hub and each computer.
- the unshielded twisted pairs of wires have also limited the rate at which the signals can be transmitted.
- the distance between the hub and each computer has been limited to approximately one hundred (100 m.) and the rate of signal transmission has been limited to approximately 10 megabits per second (10 Mb/sec.).
- the amount of information being transmitted through the unshielded twisted pairs of lines has been increasing at a relatively rapid rate.
- the rate of transmission has been increased to one hundred megabits per second (100 Mb/sec.).
- the increased rate of signal transmission has prevented analog equalizers from operating effectively in restoring at the computer the signals transmitted from the hub.
- Digital circuits have been considered for use in systems employing unshielded twisted pairs of wires and transmitting signals at one hundred megabits per second (100 Mb/sec) through distances as great as one hundred meters (100 m.).
- digital adaptive equalization technology has been considered for such systems.
- Such digital systems have been rejected for several reasons. One reason has been that the systems considered have not provided significantly enhanced performance.
- the complexity of such systems has been quite high, particularly in relation to any enhanced performance obtained from such systems.
- the cost of such digital systems has also been considered to be excessive.
- This invention provides a system for, and method of, receiving at a computer packets of digital signals transmitted from a hub displaced by a distance of as much as one hundred meters (100 m.) from the computer and for recovering the information represented by the digital signals in the packets.
- the system and method of this invention provide for such recovery whether the digital signals are transmitted through the wires at a, frequency of ten megabits per second (10 Mb/sec.) or one hundred megabits per second (100 Mb/sec).
- the system of this invention includes a digital adaptive equalizer for recovering the information represented by the digital signals in the packets.
- This equalizer is of an advanced design and includes feedback techniques to enhance the resolution provided by the equalizer in determining the amplitude level of each of the digital signals in each packet.
- the system and method of this invention are particularly adapted to operate with four (4) unshielded twisted pairs of wires, three (3) of the four (4) transmitting information whether the transmission is from the hub to the computer or from the computer to the hub.
- the system and method of this invention also include circuits and techniques for synchronizing the operation of the equalizer with the digital signals in the packets to enhance the recovery of the amplitudes of the digital signals by the equalizer.
- four (4) unshielded twisted pairs of wires connect a hub and a computer in an Ethernet system: one (1) pair of transmission only, another for reception only and the other two (2) for transmission and reception.
- the signals in the wires are in packets each having timing signals defining a preamble and thereafter having digital signals representing information as by individual ones of three (3) amplitude levels.
- the signals received at the computer are provided with an automatic gain control (AGC) and then with digital conversion at a particular rate.
- a control loop operative upon the digital conversions regulates the AGC gain at a particular value.
- An equalizer operative only during the occurrence of the digital signals in each packet selects an individual one of the three (3) amplitude levels closest to the amplitude of each digital conversion at the time assumed to constitute the conversion peak.
- the amplitudes of the timing signals in each preamble at the times assumed to constitute the peaks and zero crossings of such signals are multiplied.
- the rate of such digital conversions is adjusted in accordance with the polarity and magnitude of the multiplication product.
- the relative amplitudes of the successive equalizer values following each preamble are evaluated at the times assumed to be the peaks of the digital conversions.
- the rate of the digital conversions is adjusted in accordance with such evaluations, thereby further regulating the digital conversions at the particular rate.
- the equalizer thus operates on the information signals in each packet at the signal peaks.
- FIG. 1 is a schematic block diagram of an Ethernet system providing a plurality of computers connected to a hub by unshielded twisted pairs of wires to form a local area network (LAN);
- LAN local area network
- FIG. 2 is a circuit diagram in block form of an overview of the hub and one of the computers in FIG. 1 , the circuit diagram showing such computer and such hub, and connections of the unshielded twisted pairs of wires between them, when the computer receives packets of signals from the hub or transmits packet of signals to the hub;
- FIG. 3 is a circuit diagram showing in block form the construction of the computer, and the unshielded twisted pairs of wires connected to the computer, when the computer operates to send packets of signals through the unshielded twisted pairs of wires to the hub;
- FIG. 4 is a circuit diagram showing in block form the construction of the computer, and the connections of the unshielded twisted pairs of wires to the computer, when the computer operates to receive and decode packets of signals passing through the unshielded twisted pairs of wires from the hub;
- FIG. 5 shows the relationship of timing signals in a preamble in each packet and of digital signals following the preamble and representing information or data, the packets being shown in three (3) different channels;
- FIG. 6 is a circuit diagram in block form of the stages at a computer for transmitting or receiving signals in a packet, the circuit diagram including stages in the receiver unique to this invention
- FIG. 7 is a circuit diagram in block form of stages included in the receiver at the computer and unique to this invention.
- FIG. 8 is a curve illustrating the operation of a digital adaptive equalizer included in the circuit diagram shown in FIG. 7 ;
- FIG. 9 shows, curves of different patterns of successive digital signals in the packets when the digital signals have individual ones of the three (3) amplitude levels and have a frequency of twenty five megahertz (25 MHz);
- FIGS. 10( a ), 10 ( b ) and 10 ( c ) respectively show the progressive deterioration, at distances of thirty meters (30 m.), sixty meters (60 m.) and one hundred meters (100 m.) along an unshielded twisted pair of wires, of the digital signals following the preamble in each packet and representing information or data;
- FIG. 11 is a circuit diagram showing in additional detail the system shown in FIG. 7 with particular emphasis on the construction of a block designated as “timing recovery” in FIG. 7 ;
- FIGS. 12( a ) and 12 ( b ) show curves indicating the relative times of occurrence of the timing signals in the preamble in each packet when relatively small phase corrections have to be made in an analog-to-digital (A-D) converter shown in FIGS. 7 and 11 ;
- FIG. 13( a )- 13 ( d ) show curves indicating the relative times of occurrence of the timing signals in the preamble in each packet when relatively small and large phase corrections have to be made in the analog-to-digital (A-D) converter shown in FIGS. 7 and 11 ;
- FIG. 14 shows curves indicating the relative times of occurrence of successive ones of the digital signals following the preamble in each packet when corrections have to be made in the A-D converter to compensate for jitters that may occur in the digital conversions from the A-D converter;
- FIG. 15 is a circuit diagram in block form of a loop filter shown in FIG. 11 and shows the construction of the loop filter in additional detail;
- FIG. 16 is a circuit diagram in block form of some of the stages in FIG. 11 and also shows the inter-relationship between these stages and a ring oscillator which adjusts the phase of the digital conversions from the A-D converter shown in FIGS. 7 and 11 .
- the Ethernet system 10 includes a hub 12 and a plurality of computers serviced by the hub in a local area network (LAN).
- LAN local area network
- computers 14 , 16 , 18 and 20 are shown by way of illustration but a different number of computers may be used without departing from the scope of the invention.
- Each of the computers 14 , 16 , 18 and 20 may be displaced from the hub 12 by a distance as great as approximately one hundred meters (100 m.).
- the computers 14 , 16 , 18 and 20 are also displaced from each other.
- the Ethernet system is known in the prior art.
- the hub 12 is connected to each of the computers 14 , 16 , 18 and 20 by unshielded twisted pairs of wires or cables.
- the wires or cables are formed from copper.
- Four (4) unshielded twisted pairs of wires are provided in the system 10 between each computer and the hub 12 .
- four (4) unshielded twisted pairs of wires 22 are provided between the hub 12 and the computer 14 .
- the system shown in FIG. 1 is operative with several categories of twisted pair cables designated as categories 3, 4 and 5 in the telecommunications industry. Category 3 cables are the poorest quality (and lowest cost) and category 5 cables are the best quality (and highest cost).
- FIG. 2 provides an overview on a simplified basis of a system, generally indicated at 24 , in which the features of this invention are incorporated.
- the system 24 as shown in FIG. 2 is known in the prior art.
- the system 24 provides for a transmission of digital signals between one of the computers (e.g. the computer 14 ) and the hub 12 and the reception of such signals at the other of the computer and the hub.
- a similar system can be provided for each of the computers 16 , 18 and 20 .
- the system includes four (4) unshielded twisted pairs (UTP) 22 , 26 , 28 and 30 of wires or cables.
- UTP unshielded twisted pairs
- An amplifier 32 at the computer 14 and an amplifier 34 at the hub 12 are connected to transmit digital signals through the unshielded twisted pairs 22 of wires only in the direction from the computer 14 to the hub 12 .
- An amplifier 36 at the hub 12 and an amplifier 38 at the computer 14 are connected to transmit digital signals through the unshielded twisted pair 26 of wires only from the hub 12 to the computer 14 .
- Each of the unshielded twisted pairs 28 and 30 of wires or cables is connected to pass signals from the hub 12 to the computer 14 and also from the computer to the hub. This results from the connections of amplifiers 40 and 42 in opposite directions in the computer 14 to the unshielded twisted pairs 28 of wires or cables and from the connections of amplifiers 44 and 46 in opposite directions in the hub 12 to such unshielded twisted pairs of wires. Similar connections are made to the unshielded twisted pairs 30 of wires.
- FIG. 3 provides an overview of the computer 14 when the computer operates as a transmitter. This overview is known in the art. It will be appreciated that similar overviews may be provided for each of the computers 16 , 18 and 20 when these computers operate as transmitters.
- the computer 14 includes a media access controller 50 .
- the controller 50 becomes operative when the computer 14 is simultaneously attempting to transmit and receive packets of signals. At such a time, the controller 50 provides a selective priority to the signals being received or to the signals being transmitted. Preferably the priority may be to the packets of signals being received since these packets of signals may otherwise be lost.
- the signals to be transmitted are introduced to an encoder 52 which encodes each of the signals to one (1) of three (3) amplitude levels dependent upon the information represented by such signal.
- the encoding of the signals to the individual ones of the three (3) amplitude levels effectively provides a reduction in the frequency of the signals.
- the signals then pass to a data splitter 53 which operates as a demultiplexer to pass the signals in successive packets into successive ones of three (3) channels on a cyclic basis. This causes the frequency of the signals in the packets in each of the channels to be reduced to one third (1 ⁇ 3) of the frequency of the packets of signals from the encoder 52 .
- One of the three (3) channels in FIG. 3 includes stages 54 for shaping the waves of the transmitted signals and also includes a filter/coupler 56 for limiting the frequency of the signals and for coupling the filtered signals to an unshielded twisted pair (UTP) 58 (designated as Pair 1) of wires.
- Each of the other two channels also includes wave shaping stages and filter/couplers respectively corresponding to the stages 54 and 56 in FIG. 3 . These stages respectively introduce signals to unshielded twisted pairs 60 (designated as Pair 3) and 62 (designated as Pair 4).
- the signals received by the computer 14 pass through an unshielded twisted pair 64 (designated as Pair 2), a filter/coupler 66 and a carrier sensor 68 to the media access controller 50 to activate the media access controller when a collision in the computer 14 between transmitted and received signals is about to occur.
- Pair 2 unshielded twisted pair 64
- a filter/coupler 66 and a carrier sensor 68 to the media access controller 50 to activate the media access controller when a collision in the computer 14 between transmitted and received signals is about to occur.
- FIG. 4 provides an overview of the computer 14 when the computer operates as a receiver. This overview is known in the art. It will be appreciated that similar overviews may be provided for each of the computers 16 , 18 and 20 when these computers operate as receivers.
- the packets of signals are received on the unshielded twisted pairs 64 (Pair 2), 60 (Pair 3) and 62 (Pair 4) of wires.
- the packets of signals on the unshielded twisted pair 64 of wires are introduced to the filter/coupler 66 and then to the data recovery stage 68 which recovers the individual one of the three amplitude levels provided for each signal in each packet.
- the stages 64 and 66 are also shown in FIG. 3 .
- a filter/coupler and a data recovery stage are also provided for each of the channels respectively associated with the unshielded twisted pairs 60 and 62 of wires.
- the signals from the data recovery stage 68 and the other two (2) data recovery stages are introduced to a data combiner 70 which acts as a multiplexer to recombine the signals in the three (3) received channels.
- a decoder 72 then recovers the information represented by the individual ones of the three (3) amplitude levels for the successive signals in the packets.
- the decoded signals then pass to the media access controller 50 also shown in FIG. 3 .
- the signals in the unshielded twisted pairs 58 , 60 , 62 and 64 of wires or cables have a data rate of one hundred megabits per second (100 Mb/sec.).
- the rate of the transmission of such signals is at twenty five megabauds per second (25 Mbaud/sec.).
- the signals are in packets each having signals identifying the beginning of such packet and each having, after such identifying signals, a plurality of timing signals at the beginning of such packet.
- the timing signals are provided in preambles in the packets. There may illustratively be eighteen (18) timing signals in each packet. Each of the timing signals have two (2) amplitude levels (positive and negative).
- the timing signals for the different packets are respectively illustrated at 76 a, 76 b and 76 c in FIG. 5 for the channels 64 (Pair 2), 60 (Pair 3) and 62 (Pair 4).
- the timing signals are provided in preambles in the packets.
- the timing signals in each packet are followed by digital signals representing information or data.
- the digital signals in each packet have individual ones of three (3) amplitude levels to represent the information or data.
- the digital signals representing the data in the packets have a frequency of one hundred megabits (100 Mb/sec.) per second, this frequency is reduced by the encoder 52 as a result of the conversion of the signals to three (3) amplitude levels. The frequency of such digital signals is also reduced by the data splitter 53 in FIG. 3 as previously described.
- the resultant digital signals in each of the unshielded twisted pairs 60 , 62 and 64 of wires has a frequency of thirty three megabits per second (33 Mb/sec.).
- FIG. 6 provides a simplified block diagram of a system constituting one embodiment of this invention for transmitting such signals from a computer such as the computer 14 through the unshielded twisted pairs of wires (e.g. the pairs 58 , 60 and 62 ) to the hub and for receiving such signals through the unshielded twisted pairs (e.g. 60 , 62 and 64 ) of wires at the computer from the hub and for processing such received signals at the computer to recover the information or data represented by such signals.
- a computer such as the computer 14
- the unshielded twisted pairs of wires e.g. the pairs 58 , 60 and 62
- the hub for receiving such signals through the unshielded twisted pairs (e.g. 60 , 62 and 64 ) of wires at the computer from the hub and for processing such received signals at the computer to recover the information or data represented by such signals.
- the system shown in FIG. 6 includes the media access controller 50 (also shown in FIGS. 3 and 4 ), a stage 80 (which constitutes a combination of the encoder 52 and the data splitter 53 in FIG. 3 ) and transmitters 82 a, 82 b and 82 c for passing the signals in the packets through the untwisted pairs 58 (Pair 1), 60 (Pair 3) and 62 (Pair 4) of wires or cables in FIG. 3 .
- the signals received from the hub 12 pass through the untwisted pairs 64 (Pair 2), 60 (Pair 3) and 62 (Pair 4) of wires or cables in FIG. 4 .
- These signals are respectively received by receivers and equalizers 84 a, 84 b and 84 c.
- the receivers and equalizers 84 a, 84 b and 84 c are included within the features of this invention. They operate on a digital basis to select the individual ones of the three (3) amplitude levels closest to the amplitudes of the received digital signals
- the signals from the receivers and equalizers 84 a, 84 b and 84 c pass to a clock recovery stage 86 which operates upon these signals to recover a clock signal.
- the stage 86 is included within the features of this invention.
- This clock signal is used to synchronize the operation of the receivers and equalizers 84 a, 84 b and 84 c and the data combiner and decoder 88 .
- the clock signal from the stage 86 and the signals from the receivers and equalizers 84 a, 84 b and 84 c are introduced to a stage 88 which constitutes a combination of the data combiner (or multiplexer) 70 and the decoder 72 in FIG. 4 .
- the combination of the stages 84 a, 84 b, 84 c, 86 and 88 is considered to be within the features of this invention.
- the signals from the stage 88 pass to the media access controller 50 also shown in FIGS. 3 and 4 .
- FIG. 7 illustrates one of three receiving and equalizing channels (see the receivers and equalizers 84 a, 84 and 84 c in FIG. 6 ) in the computer 14 in additional detail. It will be appreciated that each of the other two (2) receiving channels in the computer 14 may be constructed in a similar manner.
- the receiver and equalizer shown in FIG. 7 are unique to this invention.
- the receiver and equalizer shown in FIG. 7 include an automatic gain control stage (AGC) 90 which is connected to receive the signals passing through the unshielded twisted pair 64 of wires.
- the signals from the AGC stage 90 pass to an analog-to-digital (A-D) converter 92 .
- the converter 92 provides digital conversions of the signals from the AGC stage 90 at a suitable frequency such as fifty megahertz (50 MHz), which is twice the baud rate of the signals.
- the signals from the converter 92 pass to an AGC control loop 94 .
- the signals from the AGC control loop 94 regulate the gain of the signals of the AGC stage 90 at a particular value. In this way, the amplitudes of the signals from the converter 92 are independent of any variation in the gain in the signals.
- the rate of production of the digital conversions is regulated by a timing recovery stage generally indicated at 96 so that the digital conversions of the signals from the stage 92 are at a particular rate and in a particular phase.
- the timing recovery stage 96 is shown in additional detail in subsequent Figures.
- the output from the converter 92 is introduced to a digital adaptive equalizer generally indicated at 98 in FIG. 7 .
- the stages in the digital adaptive equalizer 98 are shown within broken lines in FIG. 7 . They include a feed forward equalizer 100 which is connected to the output of the A-D converter 92 .
- a suitable feed forward equalizer for use as the equalizer 100 is disclosed in an article entitled “A 100 MHz, 5M Baud Decision Feedback Equalizer for Digital Television Applications” written by Robindra B. Joshi and Henry Samueli and published in the IEEE International Solid-States Circuits Conference on Feb. 16, 1994.
- the output of the feed forward equalizer 100 is introduced to an adder 102 as is the output from a decision feedback equalizer 104 .
- the output from the adder 102 passes to a three (3)-level data slicer 106 .
- the output from the data slicer 106 constitutes the input to the decision feedback equalizer 104 .
- the output from the data slicer 106 also provides the data or information represented by the three (3)-level digital signals following the timing signals in the preamble in each packet.
- the output from the data slicer 106 is provided on a line 109 .
- the output from the adder 102 is introduced to the slicer 106 in FIG. 7 .
- the slicer 106 provides a plurality (e.g. 3) of progressive amplitude values and determines the particular one of the three (3) amplitude values closest to the output from the adder 102 .
- the slicer 106 provides this value on the line 109 for each of the digital signals in each packet to indicate the data or information represented by such digital signals.
- the digital adaptive equalizer 98 restores the analog levels of the digital signals in the packets at the receiver to the analog levels of these digital signals at the hub 12 even with the distortions produced in these signals as they pass through the unshielded twisted pairs of wires.
- FIG. 9 shows curves of different patterns of successive digital, signals in the packets when the digital signals have individual ones of the three (3) amplitude levels and have a frequency of twenty five megahertz (25 MHz).
- time in 10 ⁇ 8 seconds is shown along the horizontal axis and relative amplitudes in positive and negative polarities are shown along the vertical axis.
- three successive amplitude levels of +1, +1 and +1 are indicated at 110 in FIG. 9 and three successive amplitude levels of ⁇ 1, ⁇ 1 and ⁇ 1 are indicated at 112 in that Figure.
- three (3) successive amplitude levels of 0, +1 and 0 are indicated at 114 in FIG.
- FIG. 9 represents the desired (or perfect) wave forms for different combinations of three (3) successive digital signals in a packet.
- FIGS. 10( a ), 10 ( b ) and 10 ( c ) show the degradations in the signal combinations of FIG. 9 after the signals in such combinations have travelled different distances between the hub 12 and the computer 14 .
- FIG. 10( a ) shows the degradations in such signal combinations after the signals in such combinations have travelled a distance of approximately thirty meters (30 m.) through one of the unshielded twisted pairs 64 , 60 and 62 of wires.
- FIG. 10( b ) shows the further degradations in such signal combinations after the signals in such combinations have travelled a distance of approximately sixty meters (60 m.) through one of such unshielded twisted pairs of wires.
- the degradation in such signal combinations is further aggravated after the signals in such combinations have travelled a distance of approximately one hundred meters (100 m.) through one of the unshielded twisted pairs 64 , 60 and 62 between the hub 12 and the computer 14 .
- FIG. 11 is a circuit diagram showing in additional detail the system shown in FIG. 7 with particular emphasis on the construction of the timing recovery block 96 in FIG. 7 .
- the system shown in FIG. 11 includes the A-D converter 90 and the equalizer 98 also shown in FIG. 7 .
- the A-D converter 90 receives on a line 122 clock signals at the master clock frequency of fifty megahertz (50 MHz).
- the A-D converter provides outputs at the times assumed to be the peaks and zero crossings of the digital conversions from the converter 90 .
- the outputs from the A-D converter 90 are used in the system shown in FIG. 11 to adjust the phase of the master clock frequency so that the signals will actually be produced at the peaks and zero crossings of the master clock signals.
- the output at the time assumed to be the peak of the digital conversions is designated as “x p ” in FIG. 11 and the output at the time assumed to be the zero crossing is designated as “x o ” in FIG. 11 .
- the signal x p from the converter 90 is shown in FIG. 11 as being introduced to the equalizer 98 .
- the equalizer 98 operates upon the signal x p to select the individual one of the three (3) amplitude levels closest in amplitude to the signal x p . This amplitude level is designated in FIG. 11 as “ ⁇ circumflex over (x) ⁇ ”.
- the signal ⁇ circumflex over (x) ⁇ from the equalizer 98 is introduced to a low gain error generator 124 which is included within the timing recovery block 96 also shown in FIG. 7 .
- the stages included in the timing recovery block 96 are disposed within a rectangle shown in broken lines in FIG. 11 . This recovery block is generally indicated at 96 in FIGS. 7 and 11 .
- the low gain error generator 124 also receives the x o output from the A-D converter 90 and provides an output, designated as a “low gain error”, on a line 125 to a loop filter generally indicated at 126 and included within the timing recovery block 96 .
- the loop filter 126 also receives clock signals on a line 128 at a baud clock rate of twenty five megahertz (25 MHz).
- the loop filter 126 additionally receives signals, designated as “boost & boost 2 ”, on a line 130 from a high gain error generator 132 .
- Signals designated as “high gain error” are introduced on a line 134 from the high gain error generator 132 to the loop filter 126 .
- a phase inverter 136 provides signals (designated as “freeze”) on a line 138 to the loop filter 126 .
- the output from the loop filter 126 passes through a line 140 to a ring oscillator generally indicated at 186 shown in additional detail in FIG. 16 .
- the phase inverter 136 receives the clock signals on the line 122 at the master clock frequency of fifty megahertz (50 MHz) and clock signals at the baud clock frequency of twenty five megahertz (25 MHz).
- the clock signals on the line 128 also pass to internal blocks.
- the clock signals on the lines 122 and 128 also pass to a controller 142 .
- the controller 142 also receives on a line 144 signals which indicate the start of each packet. These signals are provided in a special pattern at the beginning of each packet.
- the controller 142 provides other control signals on a line 146 .
- FIG. 12 indicates the response of the high gain error generator 132 to the signals x p and x o generated during the occurrence of the timing signals in the preamble in each packet.
- the high gain error generator 132 multiplies the values of the signals x p and x o for each of the timing signals and determines from the multiplication product the correction, if any, which should be made in the times assumed for the peak x p and the zero crossing x o to occur.
- the error generator 132 delays the phase of the baud clock signal on the line 128 in FIG. 11 so that the times assumed for the peak x p and the zero crossing x o to occur will approach the times that such peak x p and such zero crossing x o actually occur.
- FIG. 11( b ) provides another illustration of the times 152 a and 154 respectively assumed for the peak x p and the zero crossing x o to occur in one of the timing cycles in the preamble of a packet.
- x o has a negative polarity
- x p has a positive polarity
- the polarity of the product of x p and x o is negative. This indicates that x p and x o are occurring at a late time.
- the phases of the baud clock signals are accordingly shifted in a leading direction so that the times assumed for x p and x o to occur approach the time that x p and x o actually occur.
- FIGS. 13( a ) and 13 ( b ) respectively show the same relationship in time between x p and x o as shown in FIGS. 12( a ) and 12 ( b ).
- a relatively small amount of a phase shift has to be made in the phase of the baud clock signals on the line 128 in FIG. 11 to bring the signal x p in synchronism with the peak of the baud clock signals actually occurring on the line 128 and to bring the zero crossing x o in synchronism with the zero crossing of the baud clock signals actually occurring on the line 128 .
- the baud clock signals on the line 128 are considerably out of synchronism with the signals x p and x o respectively assumed to constitute the peaks and zero crossings. This is shown in FIGS. 13( c ) and 13 ( d ). As will be seen in FIG. 13( c ), the signals x p and x o are delayed relative to the baud clock signals on the line 128 by a phase angle approaching 90°. In FIG. 13( d ), the signals x p and x o are delayed relative to the baud clock signals on the line 128 by a phase angle greater than 90°. In both of these instances,
- the phase inverter 136 in FIG. 11 provides the phase shift of 90° discussed in the previous paragraph.
- the relationship shown in FIGS. 13( c ) and 13 ( d ) to create the phase inversion of 90° is advantageous because it minimizes false inversions resulting from large amplitudes of noise or from the trailing spikes that are produced as a result of the passage of the digital signals for a distance of one hundred meters (100 m.) through the unshielded twisted pair of wires.
- phase shifts in the clock signals on the line 128 are made only during a first limited number of timing signals in each preamble. This results from the introduction of a signal (designated as “time out”) on a line 139 from the controller 142 to the phase inverter 136 .
- time out a signal
- the phase shifts in the clock signals on the line 128 will preferably be made only in the first ten (10) timing signals in such preamble. This prevents large amplitudes of noise in the last eight (8) timing signals of a preamble from producing undesired phase shifts of 90° in the clock baud signals on the line 128 .
- Such large phase shifts in the last timing signals in each preamble tend to create instabilities, particularly when such large phase shifts result from the introduction of noise into the system.
- the gain of the signals from the converter 90 is relatively low.
- the gain of the converter 90 as represented by the x p and x o signals is at least fifty percent (50%) below the dynamic range of the converter 90
- a signal is introduced on the line 130 to the loop filter 126 . This causes the loop gain to be doubled.
- the loop gain is doubled again when the gain of the converter 90 as represented by the x p and x o signals is below twenty five percent (25%) of the dynamic range of the converter 90 .
- the low gain error generator 124 provides error corrections during the occurrence of the digital signals following the timing signals in the preamble of each packet. These digital signals indicate the data or information in each packet. As a result of these error corrections, the phase of the digital conversions by the A-D converter 90 is regulated so that the signal x o occurs at the zero crossings of the digital signals following the preamble in the packet and the signal ⁇ circumflex over (x) ⁇ from the equalizer 98 represents the peak of such digital signals.
- the low-gain error generator 124 provides such phase regulation by operating upon successive ones of the digital signals. This may be seen from FIG. 14 .
- two successive indications from the equalizer 98 are indicated as ⁇ circumflex over (x) ⁇ 1 and ⁇ circumflex over (x) ⁇ 2 .
- the zero crossing between the two (2) successive indications ⁇ circumflex over (x) ⁇ 1 and ⁇ circumflex over (x) ⁇ 2 is indicated as x o .
- FIG. 14( a ) indicates a situation where ⁇ circumflex over (x) ⁇ 1 , x o and ⁇ circumflex over (x) ⁇ 2 have no transition. Under such circumstances, no change is made in the phase of the signals produced by the A-D converter 90 , particularly since it is difficult to determine what, if any, correction should be made.
- FIG. 14( b ) indicates a situation where ⁇ circumflex over (x) ⁇ 1 is positive and ⁇ circumflex over (x) ⁇ 2 is negative and x o occurs before the zero crossing. Under such circumstances, the zero crossing occurs early.
- a phase adjustment based upon K 3 x o is made in the signals from the A-D converter to delay the phase so that x o will occur at the zero crossing. In the phase adjustment of K 3 x o , K 3 is a constant. The value of K 3 is less than the value of the constant K for the situations shown in FIGS. 12( a ) and 12 ( b ) and described above.
- FIGS. 14( c ) and 14 ( d ) indicate situations where x o is late relative to the zero crossing.
- ⁇ circumflex over (x) ⁇ 1 is positive
- x o is negative
- ⁇ circumflex over (x) ⁇ 2 is negative
- ⁇ circumflex over (x) ⁇ 1 is negative
- x o is positive
- ⁇ circumflex over (x) ⁇ 2 is positive.
- the A-D converter 90 delays the phase of the digital conversions produced by the A-D converter 90 so that x 0 will occur at the zero crossings.
- K 3 is the constant for advancing the phase of the digital conversions by the A-D converter 90 .
- FIGS. 14( b ), 14 ( c ) and 14 ( d ) indicate transitions in ⁇ circumflex over (x) ⁇ 1 and ⁇ circumflex over (x) ⁇ 2 between positive and negative values. Such transitions are accordingly designated in FIG. 14 as “Full Transitions”.
- FIGS. 14( e ), 14 ( f ) and 14 ( g ) indicate half transitions. In other words, ⁇ circumflex over (x) ⁇ i , x o and ⁇ circumflex over (x) ⁇ 2 have progressive values between a peak and a zero crossing or between a zero crossing and a peak without changing polarity.
- the transitions in FIGS. 14( e ), 14 ( f ) and 14 ( g ) are accordingly designated as “Half Transitions” in FIG. 14 .
- the transition is between a positive peak for ⁇ circumflex over (x) ⁇ i and a zero value for ⁇ circumflex over (x) ⁇ 2 .
- the transition is between a zero value for ⁇ circumflex over (x) ⁇ 1 and a positive peak for ⁇ circumflex over (x) ⁇ 2 .
- the transition is between a negative peak for ⁇ circumflex over (x) ⁇ 1 and a zero value for ⁇ circumflex over (x) ⁇ 2 .
- the value of x o is between the peak and the zero value.
- a constant K 2 is chosen that is less than the constant K 3 for the change in the phase of the digital conversions from the A-D converter 90 as in FIG. 14( b ) and FIG. 14( c ).
- the digital conversion by the A-D converter 90 is early so that the phase of the digital conversion is delayed to have x o occur at the zero crossing.
- the digital conversion by the phase detector 90 is late so that the phase of the digital conversion is advanced to have x o occur at the zero crossing.
- the digital conversion by the phase detector 90 is delayed in FIG. 14( g ) to have x o occur at the zero crossing.
- the signals on the line 170 in FIG. 15 are multiplied in an amplifier 172 which provides an amplification generically indicated at K G .
- the amplification factor K G for the amplifier 172 may respectively be K 3 or K 2 if the signals on the line 170 are provided from the line 125 ( FIG. 11 ) or the amplification factor May be K if the signals on the line 170 are provided from the line 134 in FIG. 11 .
- the signals from the amplifier 172 in FIG. 15 pass to an adder 174 which also receives signals from a register 176 .
- the output from the adder 174 is introduced to the register 176 .
- the output from the register 176 is introduced on the line 140 in FIGS. 11 and 15 to a ring oscillator in FIG. 16 .
- the register 176 accumulates the signals from the amplifier 172 by the addition in the adder 174 of the signals from the amplifier and the register.
- FIG. 16 shows the low gain error generator 124 and the high gain error generator which are also shown in FIG. 11 .
- the signals from the error generators 124 and 132 are introduced in FIG. 16 to a select stage 180 which may constitute a multiplexer.
- the operation of the select stage 180 is controlled by signals on the line 146 (also shown in FIG. 11 ) from the controller 142 to indicate whether the signals in the packet at each instant are the timing signals in the preamble or the information or data signals following the preamble.
- the signals from the select stage 180 pas through the loop filter 126 (also shown in FIGS. 11 and 15 ) to a multiplexer 182 , the output of which constitutes the baud clock signals on the line 128 (also shown in FIG. 11 ).
- the multiplexer 182 receives the signals from a voltage controlled oscillator generally indicated at 186 and shown within broken lines in FIG. 16 .
- the voltage controlled oscillator includes a plurality of amplifiers in a ring relationship. Preferably sixteen (16) amplifiers are included in the ring relationship but only eight (8) amplifiers 188 a, 188 b, 188 c, 188 d, 188 e, 188 f, 188 g and 188 h are shown in FIG. 16 since they provide differential outputs.
- the output of each amplifier in the sequence is connected to the input of the next output in the sequence and the output of the last amplifier 188 h in the sequence is connected to the input of the first oscillator 188 a in the sequence.
- Each packet has signals in a unique pattern to indicate the beginning of the packet.
- the controller 142 ( FIG. 11 ) senses this unique pattern of signals on the line 144 to indicate the beginning of the packet.
- the controller 142 then produces a signal on the line 146 ( FIGS. 11 and 16 ) to indicate whether the signals in the packet are the timing signals in the preamble or the digital signals following the preamble and representing information or data.
- the signals from the high gain error generator 132 pass through the select stage and the loop filter 126 to the multiplexer 182 . These signals activate the multiplexer 182 to pass the signals from one of the amplifiers 188 a - 188 h.
- the phase-adjusted clock signals are introduced to the A-D converter 90 to obtain the generation of the digital conversions by the converter.
- phase adjustment in each cycle is limited to a particular magnitude.
- each phase adjustment may be limited to that provided by two (2) successive amplifiers in the ring oscillator 186 . This enhances the stability in adjusting the phase of the clock signals on the line 128 so that the signal x o occurs at the zero crossing of the clock signals.
- the select stage 180 passes a signal to the loop filter 126 to provide a gain of K 3 or K 2 in the loop filter depending upon the relative characteristics of the curve represented by ⁇ circumflex over (x) ⁇ 1 , x o and ⁇ circumflex over (x) ⁇ 2 in FIG. 14 .
- the multiplexer 182 selects one of the amplifiers 188 a - 188 g for the passage of a signal to the clock line 128 in accordance with the operation of the loop filter 126 .
Abstract
Description
- This invention relates to systems for, and methods of, operating in local area networks to provide for the transmission and reception of signals through unshielded twisted pairs of wires between a computer and a hub. The invention particularly relates to systems for, and methods of, using digital techniques for enhancing the recovery, and the quality of such recovery, of the digital signals passing through the unshielded twisted pairs to the computer so that the information represented by such digital signals can be restored at the computer.
- Systems now exist for passing information between different computers in a local area network. The systems include a hub connected to computers located at spaced positions around the hub. The connections between the hub and each computer are generally through unshielded twisted pairs of wires. These wires are generally made from copper so that they have relatively large losses. This has limited the distance through which the signals can pass between the hub and each computer. The unshielded twisted pairs of wires have also limited the rate at which the signals can be transmitted. Until relatively recently, the distance between the hub and each computer has been limited to approximately one hundred (100 m.) and the rate of signal transmission has been limited to approximately 10 megabits per second (10 Mb/sec.).
- The systems discussed in the previous paragraph and constituting the prior art have used analog techniques at the computer to recover the information represented by the digital signals. For example, the systems of the prior art have used analog equalizers to compensate for deteriorations in the characteristics of the digital signals as the digital signals pass through the unshielded twisted pairs of wires. These analog techniques have been satisfactory when the signals have passed through the unshielded twisted pairs of wires at a frequency of ten megabits per second (10 Mb/sec.)
- The amount of information being transmitted through the unshielded twisted pairs of lines has been increasing at a relatively rapid rate. To provide for this increased transmission of information, the rate of transmission has been increased to one hundred megabits per second (100 Mb/sec.). The increased rate of signal transmission has prevented analog equalizers from operating effectively in restoring at the computer the signals transmitted from the hub.
- Digital circuits have been considered for use in systems employing unshielded twisted pairs of wires and transmitting signals at one hundred megabits per second (100 Mb/sec) through distances as great as one hundred meters (100 m.). For example, digital adaptive equalization technology has been considered for such systems. However, such digital systems have been rejected for several reasons. One reason has been that the systems considered have not provided significantly enhanced performance. Furthermore, the complexity of such systems has been quite high, particularly in relation to any enhanced performance obtained from such systems. The cost of such digital systems has also been considered to be excessive.
- This invention provides a system for, and method of, receiving at a computer packets of digital signals transmitted from a hub displaced by a distance of as much as one hundred meters (100 m.) from the computer and for recovering the information represented by the digital signals in the packets. The system and method of this invention provide for such recovery whether the digital signals are transmitted through the wires at a, frequency of ten megabits per second (10 Mb/sec.) or one hundred megabits per second (100 Mb/sec).
- The system of this invention includes a digital adaptive equalizer for recovering the information represented by the digital signals in the packets. This equalizer is of an advanced design and includes feedback techniques to enhance the resolution provided by the equalizer in determining the amplitude level of each of the digital signals in each packet. The system and method of this invention are particularly adapted to operate with four (4) unshielded twisted pairs of wires, three (3) of the four (4) transmitting information whether the transmission is from the hub to the computer or from the computer to the hub. The system and method of this invention also include circuits and techniques for synchronizing the operation of the equalizer with the digital signals in the packets to enhance the recovery of the amplitudes of the digital signals by the equalizer.
- In one embodiment of the invention, four (4) unshielded twisted pairs of wires connect a hub and a computer in an Ethernet system: one (1) pair of transmission only, another for reception only and the other two (2) for transmission and reception. The signals in the wires are in packets each having timing signals defining a preamble and thereafter having digital signals representing information as by individual ones of three (3) amplitude levels.
- The signals received at the computer are provided with an automatic gain control (AGC) and then with digital conversion at a particular rate. A control loop operative upon the digital conversions regulates the AGC gain at a particular value. An equalizer operative only during the occurrence of the digital signals in each packet selects an individual one of the three (3) amplitude levels closest to the amplitude of each digital conversion at the time assumed to constitute the conversion peak.
- The amplitudes of the timing signals in each preamble at the times assumed to constitute the peaks and zero crossings of such signals are multiplied. The rate of such digital conversions is adjusted in accordance with the polarity and magnitude of the multiplication product. The relative amplitudes of the successive equalizer values following each preamble are evaluated at the times assumed to be the peaks of the digital conversions. The rate of the digital conversions is adjusted in accordance with such evaluations, thereby further regulating the digital conversions at the particular rate. The equalizer thus operates on the information signals in each packet at the signal peaks.
- In the drawings:
-
FIG. 1 is a schematic block diagram of an Ethernet system providing a plurality of computers connected to a hub by unshielded twisted pairs of wires to form a local area network (LAN); -
FIG. 2 is a circuit diagram in block form of an overview of the hub and one of the computers inFIG. 1 , the circuit diagram showing such computer and such hub, and connections of the unshielded twisted pairs of wires between them, when the computer receives packets of signals from the hub or transmits packet of signals to the hub; -
FIG. 3 is a circuit diagram showing in block form the construction of the computer, and the unshielded twisted pairs of wires connected to the computer, when the computer operates to send packets of signals through the unshielded twisted pairs of wires to the hub; -
FIG. 4 is a circuit diagram showing in block form the construction of the computer, and the connections of the unshielded twisted pairs of wires to the computer, when the computer operates to receive and decode packets of signals passing through the unshielded twisted pairs of wires from the hub; -
FIG. 5 shows the relationship of timing signals in a preamble in each packet and of digital signals following the preamble and representing information or data, the packets being shown in three (3) different channels; -
FIG. 6 is a circuit diagram in block form of the stages at a computer for transmitting or receiving signals in a packet, the circuit diagram including stages in the receiver unique to this invention; -
FIG. 7 is a circuit diagram in block form of stages included in the receiver at the computer and unique to this invention; -
FIG. 8 is a curve illustrating the operation of a digital adaptive equalizer included in the circuit diagram shown inFIG. 7 ; -
FIG. 9 shows, curves of different patterns of successive digital signals in the packets when the digital signals have individual ones of the three (3) amplitude levels and have a frequency of twenty five megahertz (25 MHz); -
FIGS. 10( a), 10(b) and 10(c) respectively show the progressive deterioration, at distances of thirty meters (30 m.), sixty meters (60 m.) and one hundred meters (100 m.) along an unshielded twisted pair of wires, of the digital signals following the preamble in each packet and representing information or data; -
FIG. 11 is a circuit diagram showing in additional detail the system shown inFIG. 7 with particular emphasis on the construction of a block designated as “timing recovery” inFIG. 7 ; -
FIGS. 12( a) and 12(b) show curves indicating the relative times of occurrence of the timing signals in the preamble in each packet when relatively small phase corrections have to be made in an analog-to-digital (A-D) converter shown inFIGS. 7 and 11 ; -
FIG. 13( a)-13(d) show curves indicating the relative times of occurrence of the timing signals in the preamble in each packet when relatively small and large phase corrections have to be made in the analog-to-digital (A-D) converter shown inFIGS. 7 and 11 ; -
FIG. 14 shows curves indicating the relative times of occurrence of successive ones of the digital signals following the preamble in each packet when corrections have to be made in the A-D converter to compensate for jitters that may occur in the digital conversions from the A-D converter; -
FIG. 15 is a circuit diagram in block form of a loop filter shown inFIG. 11 and shows the construction of the loop filter in additional detail; and -
FIG. 16 is a circuit diagram in block form of some of the stages inFIG. 11 and also shows the inter-relationship between these stages and a ring oscillator which adjusts the phase of the digital conversions from the A-D converter shown inFIGS. 7 and 11 . - An Ethernet system incorporating the features of this invention is generally indicated at 10 in
FIG. 1 . The Ethernetsystem 10 includes ahub 12 and a plurality of computers serviced by the hub in a local area network (LAN). Fourcomputers computers hub 12 by a distance as great as approximately one hundred meters (100 m.). Thecomputers - The
hub 12 is connected to each of thecomputers system 10 between each computer and thehub 12. For example, four (4) unshielded twisted pairs ofwires 22 are provided between thehub 12 and thecomputer 14. The system shown inFIG. 1 is operative with several categories of twisted pair cables designated ascategories category 5 cables are the best quality (and highest cost). -
FIG. 2 provides an overview on a simplified basis of a system, generally indicated at 24, in which the features of this invention are incorporated. Thesystem 24 as shown inFIG. 2 is known in the prior art. Thesystem 24 provides for a transmission of digital signals between one of the computers (e.g. the computer 14) and thehub 12 and the reception of such signals at the other of the computer and the hub. A similar system can be provided for each of thecomputers - An
amplifier 32 at thecomputer 14 and anamplifier 34 at thehub 12 are connected to transmit digital signals through the unshieldedtwisted pairs 22 of wires only in the direction from thecomputer 14 to thehub 12. Anamplifier 36 at thehub 12 and anamplifier 38 at thecomputer 14 are connected to transmit digital signals through the unshieldedtwisted pair 26 of wires only from thehub 12 to thecomputer 14. - Each of the unshielded
twisted pairs hub 12 to thecomputer 14 and also from the computer to the hub. This results from the connections ofamplifiers computer 14 to the unshieldedtwisted pairs 28 of wires or cables and from the connections ofamplifiers hub 12 to such unshielded twisted pairs of wires. Similar connections are made to the unshieldedtwisted pairs 30 of wires. -
FIG. 3 provides an overview of thecomputer 14 when the computer operates as a transmitter. This overview is known in the art. It will be appreciated that similar overviews may be provided for each of thecomputers FIG. 3 , thecomputer 14 includes amedia access controller 50. Thecontroller 50 becomes operative when thecomputer 14 is simultaneously attempting to transmit and receive packets of signals. At such a time, thecontroller 50 provides a selective priority to the signals being received or to the signals being transmitted. Preferably the priority may be to the packets of signals being received since these packets of signals may otherwise be lost. - The signals to be transmitted are introduced to an
encoder 52 which encodes each of the signals to one (1) of three (3) amplitude levels dependent upon the information represented by such signal. The encoding of the signals to the individual ones of the three (3) amplitude levels effectively provides a reduction in the frequency of the signals. The signals then pass to adata splitter 53 which operates as a demultiplexer to pass the signals in successive packets into successive ones of three (3) channels on a cyclic basis. This causes the frequency of the signals in the packets in each of the channels to be reduced to one third (⅓) of the frequency of the packets of signals from theencoder 52. - One of the three (3) channels in
FIG. 3 includesstages 54 for shaping the waves of the transmitted signals and also includes a filter/coupler 56 for limiting the frequency of the signals and for coupling the filtered signals to an unshielded twisted pair (UTP) 58 (designated as Pair 1) of wires. Each of the other two channels also includes wave shaping stages and filter/couplers respectively corresponding to thestages FIG. 3 . These stages respectively introduce signals to unshielded twisted pairs 60 (designated as Pair 3) and 62 (designated as Pair 4). - In addition to passing through the unshielded
twisted pairs computer 14 pass through an unshielded twisted pair 64 (designated as Pair 2), a filter/coupler 66 and acarrier sensor 68 to themedia access controller 50 to activate the media access controller when a collision in thecomputer 14 between transmitted and received signals is about to occur. -
FIG. 4 provides an overview of thecomputer 14 when the computer operates as a receiver. This overview is known in the art. It will be appreciated that similar overviews may be provided for each of thecomputers FIG. 4 , the packets of signals are received on the unshielded twisted pairs 64 (Pair 2), 60 (Pair 3) and 62 (Pair 4) of wires. The packets of signals on the unshieldedtwisted pair 64 of wires are introduced to the filter/coupler 66 and then to thedata recovery stage 68 which recovers the individual one of the three amplitude levels provided for each signal in each packet. Thestages FIG. 3 . A filter/coupler and a data recovery stage are also provided for each of the channels respectively associated with the unshieldedtwisted pairs - The signals from the
data recovery stage 68 and the other two (2) data recovery stages are introduced to adata combiner 70 which acts as a multiplexer to recombine the signals in the three (3) received channels. Adecoder 72 then recovers the information represented by the individual ones of the three (3) amplitude levels for the successive signals in the packets. The decoded signals then pass to themedia access controller 50 also shown inFIG. 3 . - As previously described, the signals in the unshielded
twisted pairs - The timing signals are provided in preambles in the packets. There may illustratively be eighteen (18) timing signals in each packet. Each of the timing signals have two (2) amplitude levels (positive and negative). The timing signals for the different packets are respectively illustrated at 76 a, 76 b and 76 c in
FIG. 5 for the channels 64 (Pair 2), 60 (Pair 3) and 62 (Pair 4). The timing signals are provided in preambles in the packets. The timing signals in each packet are followed by digital signals representing information or data. The digital signals in each packet have individual ones of three (3) amplitude levels to represent the information or data. - Although the digital signals representing the data in the packets have a frequency of one hundred megabits (100 Mb/sec.) per second, this frequency is reduced by the
encoder 52 as a result of the conversion of the signals to three (3) amplitude levels. The frequency of such digital signals is also reduced by thedata splitter 53 inFIG. 3 as previously described. The resultant digital signals in each of the unshieldedtwisted pairs -
FIG. 6 provides a simplified block diagram of a system constituting one embodiment of this invention for transmitting such signals from a computer such as thecomputer 14 through the unshielded twisted pairs of wires (e.g. thepairs - The system shown in
FIG. 6 includes the media access controller 50 (also shown inFIGS. 3 and 4 ), a stage 80 (which constitutes a combination of theencoder 52 and thedata splitter 53 inFIG. 3 ) andtransmitters FIG. 3 . The signals received from thehub 12 pass through the untwisted pairs 64 (Pair 2), 60 (Pair 3) and 62 (Pair 4) of wires or cables inFIG. 4 . These signals are respectively received by receivers andequalizers equalizers - The signals from the receivers and
equalizers clock recovery stage 86 which operates upon these signals to recover a clock signal. Thestage 86 is included within the features of this invention. This clock signal is used to synchronize the operation of the receivers andequalizers decoder 88. The clock signal from thestage 86 and the signals from the receivers andequalizers stage 88 which constitutes a combination of the data combiner (or multiplexer) 70 and thedecoder 72 inFIG. 4 . The combination of thestages stage 88 pass to themedia access controller 50 also shown inFIGS. 3 and 4 . -
FIG. 7 illustrates one of three receiving and equalizing channels (see the receivers andequalizers FIG. 6 ) in thecomputer 14 in additional detail. It will be appreciated that each of the other two (2) receiving channels in thecomputer 14 may be constructed in a similar manner. The receiver and equalizer shown inFIG. 7 are unique to this invention. The receiver and equalizer shown inFIG. 7 include an automatic gain control stage (AGC) 90 which is connected to receive the signals passing through the unshieldedtwisted pair 64 of wires. The signals from theAGC stage 90 pass to an analog-to-digital (A-D)converter 92. Theconverter 92 provides digital conversions of the signals from theAGC stage 90 at a suitable frequency such as fifty megahertz (50 MHz), which is twice the baud rate of the signals. - The signals from the
converter 92 pass to anAGC control loop 94. The signals from theAGC control loop 94 regulate the gain of the signals of theAGC stage 90 at a particular value. In this way, the amplitudes of the signals from theconverter 92 are independent of any variation in the gain in the signals. The rate of production of the digital conversions is regulated by a timing recovery stage generally indicated at 96 so that the digital conversions of the signals from thestage 92 are at a particular rate and in a particular phase. Thetiming recovery stage 96 is shown in additional detail in subsequent Figures. - The output from the
converter 92 is introduced to a digital adaptive equalizer generally indicated at 98 inFIG. 7 . The stages in the digitaladaptive equalizer 98 are shown within broken lines inFIG. 7 . They include a feedforward equalizer 100 which is connected to the output of theA-D converter 92. A suitable feed forward equalizer for use as theequalizer 100 is disclosed in an article entitled “A 100 MHz, 5M Baud Decision Feedback Equalizer for Digital Television Applications” written by Robindra B. Joshi and Henry Samueli and published in the IEEE International Solid-States Circuits Conference on Feb. 16, 1994. The output of the feedforward equalizer 100 is introduced to anadder 102 as is the output from adecision feedback equalizer 104. The output from theadder 102 passes to a three (3)-level data slicer 106. The output from the data slicer 106 constitutes the input to thedecision feedback equalizer 104. The output from the data slicer 106 also provides the data or information represented by the three (3)-level digital signals following the timing signals in the preamble in each packet. The output from the data slicer 106 is provided on aline 109. - The
adder 102 adds the outputs of the feedforward equalizer 100 and thedecision feedback equalizer 104 to provide an output which is introduced to theslicer 106. This addition may be seen fromFIG. 8 . As will be seen inFIG. 8 , a composite signal generally indicated at 108 is shown as being comprised respectively of left andright halves forward equalizer 100 may be considered to correct for distortions in theleft half 108 a of thecomposite signal 108 and the decision feedback equalizer may be considered to correct for distortions in theright half 108 b of thecomposite signal 108. The distortions result in part from the fact that the digital signals representing information or data in each packet develop tails as they travel through the unshielded twisted pairs of wires. As a result of the corrections for these distortions, theadder 102 provides the value of the amplitude of thecomposite signal 108. - The output from the
adder 102 is introduced to theslicer 106 inFIG. 7 . Theslicer 106 provides a plurality (e.g. 3) of progressive amplitude values and determines the particular one of the three (3) amplitude values closest to the output from theadder 102. Theslicer 106 provides this value on theline 109 for each of the digital signals in each packet to indicate the data or information represented by such digital signals. In this way, the digitaladaptive equalizer 98 restores the analog levels of the digital signals in the packets at the receiver to the analog levels of these digital signals at thehub 12 even with the distortions produced in these signals as they pass through the unshielded twisted pairs of wires. -
FIG. 9 shows curves of different patterns of successive digital, signals in the packets when the digital signals have individual ones of the three (3) amplitude levels and have a frequency of twenty five megahertz (25 MHz). InFIG. 9 , time in 10−8 seconds is shown along the horizontal axis and relative amplitudes in positive and negative polarities are shown along the vertical axis. For example, three successive amplitude levels of +1, +1 and +1 are indicated at 110 inFIG. 9 and three successive amplitude levels of −1, −1 and −1 are indicated at 112 in that Figure. Similarly, three (3) successive amplitude levels of 0, +1 and 0 are indicated at 114 inFIG. 9 and three (3) successive amplitudes of +1, 0 and +1 are indicated at 116 in that Figure. Three successive amplitude levels of 0, 0, 0 are also indicated at 118 inFIG. 9 and three successive amplitudes of +1, −1 and +1 are also indicated at 120 inFIG. 1 .FIG. 9 represents the desired (or perfect) wave forms for different combinations of three (3) successive digital signals in a packet. -
FIGS. 10( a), 10(b) and 10(c) show the degradations in the signal combinations ofFIG. 9 after the signals in such combinations have travelled different distances between thehub 12 and thecomputer 14.FIG. 10( a) shows the degradations in such signal combinations after the signals in such combinations have travelled a distance of approximately thirty meters (30 m.) through one of the unshieldedtwisted pairs -
FIG. 10( b) shows the further degradations in such signal combinations after the signals in such combinations have travelled a distance of approximately sixty meters (60 m.) through one of such unshielded twisted pairs of wires. The degradation in such signal combinations is further aggravated after the signals in such combinations have travelled a distance of approximately one hundred meters (100 m.) through one of the unshieldedtwisted pairs hub 12 and thecomputer 14. - This invention recovers in the
computer 14 the pattern of the successive signals transmitted through each of theunshielded pairs hub 12 even after such signals have travelled a distance of approximately one hundred meters (100 m.) from the hub and have suffered the degradation shown inFIG. 10( c). As will be seen, clearing up the signal confusion shown inFIG. 10 c to restore the signals shown inFIG. 9 , as by the system of this invention, constitutes a significant achievement. -
FIG. 11 is a circuit diagram showing in additional detail the system shown inFIG. 7 with particular emphasis on the construction of thetiming recovery block 96 inFIG. 7 . The system shown inFIG. 11 includes theA-D converter 90 and theequalizer 98 also shown inFIG. 7 . TheA-D converter 90 receives on aline 122 clock signals at the master clock frequency of fifty megahertz (50 MHz). The A-D converter provides outputs at the times assumed to be the peaks and zero crossings of the digital conversions from theconverter 90. The outputs from theA-D converter 90 are used in the system shown inFIG. 11 to adjust the phase of the master clock frequency so that the signals will actually be produced at the peaks and zero crossings of the master clock signals. The output at the time assumed to be the peak of the digital conversions is designated as “xp” inFIG. 11 and the output at the time assumed to be the zero crossing is designated as “xo” inFIG. 11 . - The signal xp from the
converter 90 is shown inFIG. 11 as being introduced to theequalizer 98. As previously described, theequalizer 98 operates upon the signal xp to select the individual one of the three (3) amplitude levels closest in amplitude to the signal xp. This amplitude level is designated inFIG. 11 as “{circumflex over (x)}”. The signal {circumflex over (x)} from theequalizer 98 is introduced to a lowgain error generator 124 which is included within thetiming recovery block 96 also shown inFIG. 7 . The stages included in thetiming recovery block 96 are disposed within a rectangle shown in broken lines inFIG. 11 . This recovery block is generally indicated at 96 inFIGS. 7 and 11 . The lowgain error generator 124 also receives the xo output from theA-D converter 90 and provides an output, designated as a “low gain error”, on aline 125 to a loop filter generally indicated at 126 and included within thetiming recovery block 96. - The
loop filter 126 also receives clock signals on aline 128 at a baud clock rate of twenty five megahertz (25 MHz). Theloop filter 126 additionally receives signals, designated as “boost &boost 2”, on aline 130 from a highgain error generator 132. Signals designated as “high gain error” are introduced on aline 134 from the highgain error generator 132 to theloop filter 126. Aphase inverter 136 provides signals (designated as “freeze”) on aline 138 to theloop filter 126. The output from theloop filter 126 passes through aline 140 to a ring oscillator generally indicated at 186 shown in additional detail inFIG. 16 . - The
phase inverter 136 receives the clock signals on theline 122 at the master clock frequency of fifty megahertz (50 MHz) and clock signals at the baud clock frequency of twenty five megahertz (25 MHz). The clock signals on theline 128 also pass to internal blocks. The clock signals on thelines controller 142. Thecontroller 142 also receives on aline 144 signals which indicate the start of each packet. These signals are provided in a special pattern at the beginning of each packet. Thecontroller 142 provides other control signals on aline 146. - The signals xp and xo at the times respectively assumed to be the peaks and zero crossings of the timing signals 76 a, 76 b and 76 c (
FIG. 5 ) pass from theA-D converter 90 to the highgain error generator 132.FIG. 12 indicates the response of the highgain error generator 132 to the signals xp and xo generated during the occurrence of the timing signals in the preamble in each packet. The highgain error generator 132 multiplies the values of the signals xp and xo for each of the timing signals and determines from the multiplication product the correction, if any, which should be made in the times assumed for the peak xp and the zero crossing xo to occur. - When the product of xp and xo for a timing signal is zero, no correction has to be made since the time assumed by the baud clock signal on the
line 128 to be the zero crossing for a timing signal is actually the time that the zero crossing has occurred. When the signal xp occurs at a time indicated at 148 inFIG. 12( a) and the signal xo occurs at a time indicated at 150 inFIG. 11( a), the product of xp and xo is positive. This indicates that the time assumed by the baud clock signal on theline 148 for the peak xp and the zero crossing xo to occur is early. As a result, theerror generator 132 delays the phase of the baud clock signal on theline 128 inFIG. 11 so that the times assumed for the peak xp and the zero crossing xo to occur will approach the times that such peak xp and such zero crossing xo actually occur. -
FIG. 11( b) provides another illustration of thetimes 152 a and 154 respectively assumed for the peak xp and the zero crossing xo to occur in one of the timing cycles in the preamble of a packet. As will be seen, since xo has a negative polarity and xp has a positive polarity, the polarity of the product of xp and xo is negative. This indicates that xp and xo are occurring at a late time. The phases of the baud clock signals are accordingly shifted in a leading direction so that the times assumed for xp and xo to occur approach the time that xp and xo actually occur. -
FIGS. 13( a) and 13(b) respectively show the same relationship in time between xp and xo as shown inFIGS. 12( a) and 12(b). As will be seen inFIGS. 13( a) and 13(b) and also inFIGS. 12( a) and 12(b), a relatively small amount of a phase shift has to be made in the phase of the baud clock signals on theline 128 inFIG. 11 to bring the signal xp in synchronism with the peak of the baud clock signals actually occurring on theline 128 and to bring the zero crossing xo in synchronism with the zero crossing of the baud clock signals actually occurring on theline 128. This may be seen from the fact that |xp|>K|xo| inFIGS. 13( a) and 13(b) where K is a constant having a relatively high value greater than 1. - Sometimes, however, the baud clock signals on the
line 128 are considerably out of synchronism with the signals xp and xo respectively assumed to constitute the peaks and zero crossings. This is shown inFIGS. 13( c) and 13(d). As will be seen inFIG. 13( c), the signals xp and xo are delayed relative to the baud clock signals on theline 128 by a phase angle approaching 90°. InFIG. 13( d), the signals xp and xo are delayed relative to the baud clock signals on theline 128 by a phase angle greater than 90°. In both of these instances, |xp|<K|xo|. In both of these situations, synchronization between the baud clock signals on theline 128 on the one hand and the peak signal xo and the zero crossing signal xp on the other hand will occur on an expedited basis when a phase shift (or phase inversion) of 90° is provided. - When the phase shift of 90° occurs in the time relationship shown in
FIG. 13( c), the relative positions of the xp and xo signals inFIG. 13( c) will be shifted to the relative positions of these signals inFIG. 13( a). Similarly, the relative positions of the xp and xo signals inFIG. 13( d) will be shifted to the relative positions of these signals inFIG. 13( b) when a phase shift of 90° is provided in these signals. Relatively minor corrections can thereafter be provided in the phase of the clock signals to have xp correspond to the peak of the baud clock signals on theline 128 and to have xo correspond to the zero crossing of such baud clock signals. - The
phase inverter 136 inFIG. 11 provides the phase shift of 90° discussed in the previous paragraph. The relationship shown inFIGS. 13( c) and 13(d) to create the phase inversion of 90° is advantageous because it minimizes false inversions resulting from large amplitudes of noise or from the trailing spikes that are produced as a result of the passage of the digital signals for a distance of one hundred meters (100 m.) through the unshielded twisted pair of wires. - Only one phase shift of 90° is provided during the preamble in each packet. This is indicated by the “freeze” indication on the
line 138 inFIG. 11 . The reason for this is that more than one such phase shift in a preamble will tend to create instability in the effort to synchronize the baud clock signal on theline 128 with the peak signal xp and the zero crossing xo during the occurrence of the timing signals in the preamble in each packet. - Furthermore, the phase shifts in the clock signals on the
line 128 are made only during a first limited number of timing signals in each preamble. This results from the introduction of a signal (designated as “time out”) on aline 139 from thecontroller 142 to thephase inverter 136. For example, if there are eighteen (18) timing signals in each preamble, the phase shifts in the clock signals on theline 128 will preferably be made only in the first ten (10) timing signals in such preamble. This prevents large amplitudes of noise in the last eight (8) timing signals of a preamble from producing undesired phase shifts of 90° in the clock baud signals on theline 128. Such large phase shifts in the last timing signals in each preamble tend to create instabilities, particularly when such large phase shifts result from the introduction of noise into the system. - Sometimes the gain of the signals from the
converter 90 is relatively low. When the gain of theconverter 90 as represented by the xp and xo signals is at least fifty percent (50%) below the dynamic range of theconverter 90, a signal is introduced on theline 130 to theloop filter 126. This causes the loop gain to be doubled. The loop gain is doubled again when the gain of theconverter 90 as represented by the xp and xo signals is below twenty five percent (25%) of the dynamic range of theconverter 90. - The low
gain error generator 124 provides error corrections during the occurrence of the digital signals following the timing signals in the preamble of each packet. These digital signals indicate the data or information in each packet. As a result of these error corrections, the phase of the digital conversions by theA-D converter 90 is regulated so that the signal xo occurs at the zero crossings of the digital signals following the preamble in the packet and the signal {circumflex over (x)} from theequalizer 98 represents the peak of such digital signals. - The low-
gain error generator 124 provides such phase regulation by operating upon successive ones of the digital signals. This may be seen fromFIG. 14 . InFIG. 14 , two successive indications from theequalizer 98 are indicated as {circumflex over (x)}1 and {circumflex over (x)}2. The zero crossing between the two (2) successive indications {circumflex over (x)}1 and {circumflex over (x)}2 is indicated as xo. The lowgain error generator 124 inFIG. 11 adjusts the phase of the signals from theA-D converter 90 on the basis of the relative values of {circumflex over (x)}1, xo and {circumflex over (x)}2 to eliminate any jitter in the phase of the digital signals from the A-D converter. -
FIG. 14( a) indicates a situation where {circumflex over (x)}1, xo and {circumflex over (x)}2 have no transition. Under such circumstances, no change is made in the phase of the signals produced by theA-D converter 90, particularly since it is difficult to determine what, if any, correction should be made.FIG. 14( b) indicates a situation where {circumflex over (x)}1 is positive and {circumflex over (x)}2 is negative and xo occurs before the zero crossing. Under such circumstances, the zero crossing occurs early. A phase adjustment based upon K3xo is made in the signals from the A-D converter to delay the phase so that xo will occur at the zero crossing. In the phase adjustment of K3xo, K3 is a constant. The value of K3 is less than the value of the constant K for the situations shown inFIGS. 12( a) and 12(b) and described above. -
FIGS. 14( c) and 14(d) indicate situations where xo is late relative to the zero crossing. InFIG. 14( c), {circumflex over (x)}1 is positive, xo is negative and {circumflex over (x)}2 is negative. InFIG. 14( d), {circumflex over (x)}1 is negative, xo is positive and {circumflex over (x)}2 is positive. In the situations of bothFIGS. 14( c) and 14(d), theA-D converter 90 delays the phase of the digital conversions produced by theA-D converter 90 so that x0 will occur at the zero crossings. In bothFIGS. 14( c) and 14(d), K3 is the constant for advancing the phase of the digital conversions by theA-D converter 90. - As will be seen,
FIGS. 14( b), 14(c) and 14(d) indicate transitions in {circumflex over (x)}1 and {circumflex over (x)}2 between positive and negative values. Such transitions are accordingly designated inFIG. 14 as “Full Transitions”.FIGS. 14( e), 14(f) and 14(g) indicate half transitions. In other words, {circumflex over (x)}i, xo and {circumflex over (x)}2 have progressive values between a peak and a zero crossing or between a zero crossing and a peak without changing polarity. The transitions inFIGS. 14( e), 14(f) and 14(g) are accordingly designated as “Half Transitions” inFIG. 14 . - In
FIG. 14( e), the transition is between a positive peak for {circumflex over (x)}i and a zero value for {circumflex over (x)}2. InFIG. 14( f), the transition is between a zero value for {circumflex over (x)}1 and a positive peak for {circumflex over (x)}2. InFIG. 14( g), the transition is between a negative peak for {circumflex over (x)}1 and a zero value for {circumflex over (x)}2. In each instance, the value of xo is between the peak and the zero value. - Since only half transitions are involved in
FIGS. 14( e), 14(f) and 14(g), a constant K2 is chosen that is less than the constant K3 for the change in the phase of the digital conversions from theA-D converter 90 as inFIG. 14( b) andFIG. 14( c). InFIG. 14( e), the digital conversion by theA-D converter 90 is early so that the phase of the digital conversion is delayed to have xo occur at the zero crossing. InFIG. 14( f), the digital conversion by thephase detector 90 is late so that the phase of the digital conversion is advanced to have xo occur at the zero crossing. Similarly, the digital conversion by thephase detector 90 is delayed inFIG. 14( g) to have xo occur at the zero crossing. - The signals from the high
gain error generator 132 and the lowgain error generator 124 are introduced to theloop filter 126 shown as a block inFIG. 11 . Theloop filter 126 operates in synchronism with the baud clock signals of twenty five megahertz (25 MHz) on theline 128. Theloop filter 126 is shown in additional detail, but on a block diagram basis, inFIG. 15 . It includes aline 170 which is schematically intended to indicate, on a generic basis, any of the line 125 (FIG. 11 ) from the lowgain error generator 124, theline 134 from the highgain error generator 132 or theline 138 from thephase inverter 136. - The signals on the
line 170 inFIG. 15 are multiplied in anamplifier 172 which provides an amplification generically indicated at KG. The amplification factor KG for theamplifier 172 may respectively be K3 or K2 if the signals on theline 170 are provided from the line 125 (FIG. 11 ) or the amplification factor May be K if the signals on theline 170 are provided from theline 134 inFIG. 11 . - The signals from the
amplifier 172 inFIG. 15 pass to anadder 174 which also receives signals from aregister 176. The output from theadder 174 is introduced to theregister 176. The output from theregister 176 is introduced on theline 140 inFIGS. 11 and 15 to a ring oscillator inFIG. 16 . Theregister 176 accumulates the signals from theamplifier 172 by the addition in theadder 174 of the signals from the amplifier and the register. -
FIG. 16 shows the lowgain error generator 124 and the high gain error generator which are also shown inFIG. 11 . The signals from theerror generators FIG. 16 to aselect stage 180 which may constitute a multiplexer. The operation of theselect stage 180 is controlled by signals on the line 146 (also shown inFIG. 11 ) from thecontroller 142 to indicate whether the signals in the packet at each instant are the timing signals in the preamble or the information or data signals following the preamble. The signals from theselect stage 180 pas through the loop filter 126 (also shown inFIGS. 11 and 15 ) to amultiplexer 182, the output of which constitutes the baud clock signals on the line 128 (also shown inFIG. 11 ). - The
multiplexer 182 receives the signals from a voltage controlled oscillator generally indicated at 186 and shown within broken lines inFIG. 16 . The voltage controlled oscillator includes a plurality of amplifiers in a ring relationship. Preferably sixteen (16) amplifiers are included in the ring relationship but only eight (8)amplifiers FIG. 16 since they provide differential outputs. The output of each amplifier in the sequence is connected to the input of the next output in the sequence and the output of thelast amplifier 188 h in the sequence is connected to the input of thefirst oscillator 188 a in the sequence. - Each packet has signals in a unique pattern to indicate the beginning of the packet. The controller 142 (
FIG. 11 ) senses this unique pattern of signals on theline 144 to indicate the beginning of the packet. Thecontroller 142 then produces a signal on the line 146 (FIGS. 11 and 16 ) to indicate whether the signals in the packet are the timing signals in the preamble or the digital signals following the preamble and representing information or data. - When the signal on the
line 146 indicates the occurrence of the timing signals, the signals from the highgain error generator 132 pass through the select stage and theloop filter 126 to themultiplexer 182. These signals activate themultiplexer 182 to pass the signals from one of the amplifiers 188 a-188 h. By selecting a different one of the amplifiers 188 a-188 h in each cycle phase is adjusted in accordance with the characteristics of the signals from the highgain error generator 132. The phase-adjusted clock signals are introduced to theA-D converter 90 to obtain the generation of the digital conversions by the converter. - Except for the instances where a phase inversion is provided, the phase adjustment in each cycle is limited to a particular magnitude. For example, when sixteen (16) amplifiers are provided in the
ring oscillator 186, each phase adjustment may be limited to that provided by two (2) successive amplifiers in thering oscillator 186. This enhances the stability in adjusting the phase of the clock signals on theline 128 so that the signal xo occurs at the zero crossing of the clock signals. - When a phase inversion of 90° occurs, an adjustment in the phase of the clock signals on the
line 128 inFIG. 11 is not made at the same time as a result of the operation of the highgain error generator 132. This enhances the stability in the phase adjustments. An adjustment in the phase of the clock signals is also not made during the time between the occurrence of the successive packets. - When the signal on the
line 146 inFIGS. 11 and 16 indicates the occurrence of the digital signals representing the information or data in a packet, theselect stage 180 passes a signal to theloop filter 126 to provide a gain of K3 or K2 in the loop filter depending upon the relative characteristics of the curve represented by {circumflex over (x)}1, xo and {circumflex over (x)}2 inFIG. 14 . Themultiplexer 182 then selects one of the amplifiers 188 a-188 g for the passage of a signal to theclock line 128 in accordance with the operation of theloop filter 126. - Although this invention has been disclosed and illustrated with reference to particular embodiments, the principles involved are susceptible for use in numerous other embodiments which will be apparent to persons skilled in the art. The invention is, therefore, to be limited only as indicated by the scope of the appended claims.
Claims (34)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/637,629 US20100149006A1 (en) | 1995-03-16 | 2009-12-14 | Ethernet system |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/398,759 US5604741A (en) | 1995-03-16 | 1995-03-16 | Ethernet system |
US09/252,551 USRE37826E1 (en) | 1995-03-16 | 1999-02-18 | Ethernet system |
US62091900A | 2000-07-21 | 2000-07-21 | |
US12/637,629 US20100149006A1 (en) | 1995-03-16 | 2009-12-14 | Ethernet system |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US62091900A Continuation | 1995-03-16 | 2000-07-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100149006A1 true US20100149006A1 (en) | 2010-06-17 |
Family
ID=23576711
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/398,759 Ceased US5604741A (en) | 1995-03-16 | 1995-03-16 | Ethernet system |
US09/252,551 Expired - Lifetime USRE37826E1 (en) | 1995-03-16 | 1999-02-18 | Ethernet system |
US12/637,629 Abandoned US20100149006A1 (en) | 1995-03-16 | 2009-12-14 | Ethernet system |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/398,759 Ceased US5604741A (en) | 1995-03-16 | 1995-03-16 | Ethernet system |
US09/252,551 Expired - Lifetime USRE37826E1 (en) | 1995-03-16 | 1999-02-18 | Ethernet system |
Country Status (1)
Country | Link |
---|---|
US (3) | US5604741A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8284870B1 (en) * | 2006-02-07 | 2012-10-09 | Link—A—Media Devices Corporation | Timing loop |
US20130143508A1 (en) * | 2008-04-14 | 2013-06-06 | Sascha Beyer | Receiving Circuit, Method for Receiving a Signal, and Use of a Detection Circuit and a Control Circuit |
US11539556B2 (en) * | 2006-12-05 | 2022-12-27 | Rambus Inc. | Methods and circuits for asymmetric distribution of channel equalization between devices |
Families Citing this family (46)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0739563B1 (en) * | 1994-01-12 | 2000-09-27 | Rca Thomson Licensing Corporation | Higher order digital phase loop filter |
US5799037A (en) * | 1996-02-16 | 1998-08-25 | David Sarnoff Research Center Inc. | Receiver capable of demodulating multiple digital modulation formats |
US5872815A (en) * | 1996-02-16 | 1999-02-16 | Sarnoff Corporation | Apparatus for generating timing signals for a digital television signal receiver |
US5668857A (en) * | 1996-03-29 | 1997-09-16 | Netspeed, Inc. | Communication server apparatus and method |
US6385203B2 (en) | 1996-03-29 | 2002-05-07 | Cisco Technology, Inc. | Communication server apparatus and method |
US6160843A (en) * | 1996-03-29 | 2000-12-12 | Cisco Technology, Inc. | Communication server apparatus providing XDSL services and method |
US6005640A (en) * | 1996-09-27 | 1999-12-21 | Sarnoff Corporation | Multiple modulation format television signal receiver system |
US6163599A (en) * | 1997-03-20 | 2000-12-19 | Cisco Technology, Inc. | Communication server apparatus and method |
US6151325A (en) * | 1997-03-31 | 2000-11-21 | Cisco Technology, Inc. | Method and apparatus for high-capacity circuit switching with an ATM second stage switch |
US6014704A (en) * | 1997-06-04 | 2000-01-11 | Nortel Networks Corporation | Method and apparatus for communicating data and management information |
US6366644B1 (en) | 1997-09-15 | 2002-04-02 | Cisco Technology, Inc. | Loop integrity test device and method for digital subscriber line (XDSL) communication |
US6055269A (en) * | 1997-10-06 | 2000-04-25 | Sun Microsystems, Inc. | Adaptive equalization technique using twice sampled non-return to zero data |
US5999565A (en) * | 1997-10-15 | 1999-12-07 | Cisco Technology, Inc. | Data communication using a modifiable number of XDSL modems |
US6252878B1 (en) | 1997-10-30 | 2001-06-26 | Cisco Technology, Inc. | Switched architecture access server |
US6178198B1 (en) * | 1997-11-14 | 2001-01-23 | Broadcom Corproation | Apparatus for, and method of, processing signals transmitted over a local area network |
US6192071B1 (en) | 1997-12-19 | 2001-02-20 | 3Com Corporation | Detecting overequalization for adapting equalization and offset for data transmissions |
US6212225B1 (en) | 1998-05-14 | 2001-04-03 | Bradcom Corporation | Startup protocol for high throughput communications systems |
US6201796B1 (en) | 1998-05-14 | 2001-03-13 | Broadcom Corporation | Startup protocol for high throughput communications systems |
US6236645B1 (en) | 1998-03-09 | 2001-05-22 | Broadcom Corporation | Apparatus for, and method of, reducing noise in a communications system |
US6304598B1 (en) | 1998-08-28 | 2001-10-16 | Broadcom Corporation | Apparatus for, and method of, reducing power dissipation in a communications system |
US6278728B1 (en) | 1998-03-18 | 2001-08-21 | Cisco Technology, Inc. | Remote XDSL transceiver unit and method of operation |
US6304621B1 (en) | 1998-05-13 | 2001-10-16 | Broadcom Corporation | Multi-mode variable rate digital cable receiver |
US6535520B1 (en) | 1998-08-14 | 2003-03-18 | Cisco Technology, Inc. | System and method of operation for managing data communication between physical layer devices and ATM layer devices |
US6269096B1 (en) | 1998-08-14 | 2001-07-31 | Cisco Technology, Inc. | Receive and transmit blocks for asynchronous transfer mode (ATM) cell delineation |
US6363129B1 (en) * | 1998-11-09 | 2002-03-26 | Broadcom Corporation | Timing recovery system for a multi-pair gigabit transceiver |
US6289047B1 (en) | 1998-08-28 | 2001-09-11 | Broadcom Corporation | Dynamic regulation of power consumption of a high-speed communication system |
US6807228B2 (en) | 1998-11-13 | 2004-10-19 | Broadcom Corporation | Dynamic regulation of power consumption of a high-speed communication system |
US6928106B1 (en) * | 1998-08-28 | 2005-08-09 | Broadcom Corporation | Phy control module for a multi-pair gigabit transceiver |
US6381245B1 (en) | 1998-09-04 | 2002-04-30 | Cisco Technology, Inc. | Method and apparatus for generating parity for communication between a physical layer device and an ATM layer device |
US6804304B1 (en) * | 1998-10-30 | 2004-10-12 | Broadcom Corporation | Reduction of aggregate EMI emissions of multiple transmitters |
US6477200B1 (en) * | 1998-11-09 | 2002-11-05 | Broadcom Corporation | Multi-pair gigabit ethernet transceiver |
US6700872B1 (en) | 1998-12-11 | 2004-03-02 | Cisco Technology, Inc. | Method and system for testing a utopia network element |
US6535511B1 (en) | 1999-01-07 | 2003-03-18 | Cisco Technology, Inc. | Method and system for identifying embedded addressing information in a packet for translation between disparate addressing systems |
US6453357B1 (en) * | 1999-01-07 | 2002-09-17 | Cisco Technology, Inc. | Method and system for processing fragments and their out-of-order delivery during address translation |
US6449655B1 (en) | 1999-01-08 | 2002-09-10 | Cisco Technology, Inc. | Method and apparatus for communication between network devices operating at different frequencies |
US6711227B1 (en) * | 1999-02-05 | 2004-03-23 | Broadcom Corporation | Synchronizing method and apparatus |
ATE368344T1 (en) * | 1999-04-22 | 2007-08-15 | Broadcom Corp | GIGABIT ETHERNT WITH TIME SHIFT BETWEEN TWISTED CABLE PAIRS |
US6823483B1 (en) * | 1999-04-22 | 2004-11-23 | Broadcom Corporation | Physical coding sublayer for a multi-pair gigabit transceiver |
US6947410B1 (en) | 1999-11-16 | 2005-09-20 | Cisco Technology, Inc. | System and method for communicating data packets using a backplane switch |
US7050517B1 (en) | 2000-04-28 | 2006-05-23 | National Semiconductor Corporation | System and method suitable for receiving gigabit ethernet signals |
US7254198B1 (en) | 2000-04-28 | 2007-08-07 | National Semiconductor Corporation | Receiver system having analog pre-filter and digital equalizer |
US20020010940A1 (en) * | 2000-05-17 | 2002-01-24 | Hornsby James J. | Two-conductor medium communication systems and methods for transmission and reception of multiple-channel data signals |
US20040221216A1 (en) * | 2003-03-25 | 2004-11-04 | Nack David S | Amplitude selection |
US20060013246A1 (en) * | 2004-07-13 | 2006-01-19 | International Business Machines Corporation | System, apparatus and method for gigabit ethernet communications over an IBM cabling system |
US20160218734A1 (en) * | 2015-01-23 | 2016-07-28 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Dual threshold automatic gain control system and method |
US9654327B2 (en) * | 2015-05-27 | 2017-05-16 | Xilinx, Inc. | Channel adaptive ADC-based receiver |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3962637A (en) * | 1974-11-11 | 1976-06-08 | Hycom Incorporated | Ultrafast adaptive digital modem |
US4597089A (en) * | 1983-07-11 | 1986-06-24 | Hycom Incorporated | Single pulse fast learn modem |
US4599732A (en) * | 1984-04-17 | 1986-07-08 | Harris Corporation | Technique for acquiring timing and frequency synchronization for modem utilizing known (non-data) symbols as part of their normal transmitted data format |
US4652874A (en) * | 1984-12-24 | 1987-03-24 | Motorola, Inc. | Serial communication interface for a local network controller |
US4864590A (en) * | 1987-12-31 | 1989-09-05 | Northern Telecom Limited | Apparatus and method for noise reduction in a digital line receiver |
US5003555A (en) * | 1987-06-09 | 1991-03-26 | U.S. Philips Corporation | Data transmission system comprising a decision feedback equalizer and using partial-response techniques |
US5052000A (en) * | 1989-06-09 | 1991-09-24 | At&T Bell Laboratories | Technique for improving the operation of decision feedback equalizers in communications systems utilizing error correction |
US5065412A (en) * | 1988-08-30 | 1991-11-12 | Siemens Aktiengesellschaft | Process and circuit arrangement for digital control of the phase of scanning clock pulses |
US5228060A (en) * | 1990-07-31 | 1993-07-13 | Ricoh Company, Ltd. | Control unit for controlling modem used in receiver |
US5230012A (en) * | 1988-08-30 | 1993-07-20 | Siemens Aktiengesellschaft | Process and circuit arrangement for digital control of the frequency and/or phase of scanning clock pulses |
US5276711A (en) * | 1990-07-11 | 1994-01-04 | U.S. Philips Corporation | Receiver for a data signal which includes data symbols occurring at a given Baud rate |
US5444712A (en) * | 1993-08-30 | 1995-08-22 | At&T Corp. | Communication mode identification technique |
US5559840A (en) * | 1994-09-27 | 1996-09-24 | Inernational Business Machines Corporation | Digital timing recovery method and apparatus for a coded data channel |
US5699386A (en) * | 1994-04-19 | 1997-12-16 | Gec Plessey Semiconductors, Inc. | System and method for data signal communication using a high-pass function before a low-pass function with quantized feedback technique |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5323423A (en) * | 1993-03-02 | 1994-06-21 | Transwitch Corporation | Receive side pulse width controlled adaptive equalizer |
-
1995
- 1995-03-16 US US08/398,759 patent/US5604741A/en not_active Ceased
-
1999
- 1999-02-18 US US09/252,551 patent/USRE37826E1/en not_active Expired - Lifetime
-
2009
- 2009-12-14 US US12/637,629 patent/US20100149006A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3962637A (en) * | 1974-11-11 | 1976-06-08 | Hycom Incorporated | Ultrafast adaptive digital modem |
US4597089A (en) * | 1983-07-11 | 1986-06-24 | Hycom Incorporated | Single pulse fast learn modem |
US4599732A (en) * | 1984-04-17 | 1986-07-08 | Harris Corporation | Technique for acquiring timing and frequency synchronization for modem utilizing known (non-data) symbols as part of their normal transmitted data format |
US4652874A (en) * | 1984-12-24 | 1987-03-24 | Motorola, Inc. | Serial communication interface for a local network controller |
US5003555A (en) * | 1987-06-09 | 1991-03-26 | U.S. Philips Corporation | Data transmission system comprising a decision feedback equalizer and using partial-response techniques |
US4864590A (en) * | 1987-12-31 | 1989-09-05 | Northern Telecom Limited | Apparatus and method for noise reduction in a digital line receiver |
US5230012A (en) * | 1988-08-30 | 1993-07-20 | Siemens Aktiengesellschaft | Process and circuit arrangement for digital control of the frequency and/or phase of scanning clock pulses |
US5065412A (en) * | 1988-08-30 | 1991-11-12 | Siemens Aktiengesellschaft | Process and circuit arrangement for digital control of the phase of scanning clock pulses |
US5052000A (en) * | 1989-06-09 | 1991-09-24 | At&T Bell Laboratories | Technique for improving the operation of decision feedback equalizers in communications systems utilizing error correction |
US5276711A (en) * | 1990-07-11 | 1994-01-04 | U.S. Philips Corporation | Receiver for a data signal which includes data symbols occurring at a given Baud rate |
US5228060A (en) * | 1990-07-31 | 1993-07-13 | Ricoh Company, Ltd. | Control unit for controlling modem used in receiver |
US5444712A (en) * | 1993-08-30 | 1995-08-22 | At&T Corp. | Communication mode identification technique |
US5699386A (en) * | 1994-04-19 | 1997-12-16 | Gec Plessey Semiconductors, Inc. | System and method for data signal communication using a high-pass function before a low-pass function with quantized feedback technique |
US5559840A (en) * | 1994-09-27 | 1996-09-24 | Inernational Business Machines Corporation | Digital timing recovery method and apparatus for a coded data channel |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8284870B1 (en) * | 2006-02-07 | 2012-10-09 | Link—A—Media Devices Corporation | Timing loop |
US11539556B2 (en) * | 2006-12-05 | 2022-12-27 | Rambus Inc. | Methods and circuits for asymmetric distribution of channel equalization between devices |
US20130143508A1 (en) * | 2008-04-14 | 2013-06-06 | Sascha Beyer | Receiving Circuit, Method for Receiving a Signal, and Use of a Detection Circuit and a Control Circuit |
US9264128B2 (en) * | 2008-04-14 | 2016-02-16 | Atmel Corporation | Receiving circuit, method for receiving a signal, and use of a detection circuit and a control circuit |
Also Published As
Publication number | Publication date |
---|---|
USRE37826E1 (en) | 2002-09-03 |
US5604741A (en) | 1997-02-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20100149006A1 (en) | Ethernet system | |
US8179950B2 (en) | Startup protocol for high throughput communications systems | |
US6792038B2 (en) | Startup protocol for high throughput communications systems | |
US6236645B1 (en) | Apparatus for, and method of, reducing noise in a communications system | |
US4047151A (en) | Adaptive error correcting transmission system | |
US6459730B1 (en) | Apparatus for, and method of, processing signals transmitted over a local area network | |
JPH04233851A (en) | Method and apparatus for transmitting local area network signal through non-shielded twisted wires | |
US20100027709A1 (en) | Method And System For Slicing A Communication Signal | |
CA2306111A1 (en) | Pcm modem equalizer with adaptive compensation for robbed bit signalling | |
US5732112A (en) | Channel training of multi-channel receiver system | |
US6094461A (en) | Data transmission | |
WO2008035469A1 (en) | Communication terminal apparatus, communication apparatus and signal receiving method | |
US6674794B1 (en) | System and method for sampling phase adjustment by an analog modem | |
US6570916B1 (en) | Adaptive equalization circuit and method | |
US5430733A (en) | Digital transmission system for multiplexing and demultiplexing signals | |
JPH0817339B2 (en) | Error correction transmitter | |
EP0908050B1 (en) | Data transmission | |
JPS5859643A (en) | Bidirectional base band digital transmission system on 2-wired line | |
JP4729625B2 (en) | COMMUNICATION TERMINAL DEVICE, COMMUNICATION DEVICE, AND SIGNAL RECEIVING METHOD | |
JPS6154300B2 (en) | ||
JPS5836044A (en) | Receiving method of continuous transmission system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |